Merge remote-tracking branch 'selinux/next'
[deliverable/linux.git] / arch / arm / boot / dts / am335x-boneblack.dts
CommitLineData
2ba35493
KK
1/*
2 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8/dts-v1/;
9
10#include "am33xx.dtsi"
11#include "am335x-bone-common.dtsi"
df0bd1e8 12#include <dt-bindings/display/tda998x.h>
2ba35493 13
9a15fff0
NM
14/ {
15 model = "TI AM335x BeagleBone Black";
16 compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
17};
18
2ba35493
KK
19&ldo3_reg {
20 regulator-min-microvolt = <1800000>;
21 regulator-max-microvolt = <1800000>;
22 regulator-always-on;
23};
1aac4a99
KK
24
25&mmc1 {
26 vmmc-supply = <&vmmcsd_fixed>;
27};
28
29&mmc2 {
30 vmmc-supply = <&vmmcsd_fixed>;
31 pinctrl-names = "default";
32 pinctrl-0 = <&emmc_pins>;
33 bus-width = <8>;
34 status = "okay";
1aac4a99 35};
559a08e8 36
c36e6ec9
DG
37&cpu0_opp_table {
38 /*
39 * All PG 2.0 silicon may not support 1GHz but some of the early
40 * BeagleBone Blacks have PG 2.0 silicon which is guaranteed
41 * to support 1GHz OPP so enable it for PG 2.0 on this board.
42 */
43 oppnitro@1000000000 {
44 opp-supported-hw = <0x06 0x0100>;
45 };
46};
47
559a08e8
DE
48&am33xx_pinmux {
49 nxp_hdmi_bonelt_pins: nxp_hdmi_bonelt_pins {
50 pinctrl-single,pins = <
df10eadf
AD
51 AM33XX_IOPAD(0x9b0, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr0 */
52 AM33XX_IOPAD(0x8a0, PIN_OUTPUT | MUX_MODE0) /* lcd_data0.lcd_data0 */
53 AM33XX_IOPAD(0x8a4, PIN_OUTPUT | MUX_MODE0) /* lcd_data1.lcd_data1 */
54 AM33XX_IOPAD(0x8a8, PIN_OUTPUT | MUX_MODE0) /* lcd_data2.lcd_data2 */
55 AM33XX_IOPAD(0x8ac, PIN_OUTPUT | MUX_MODE0) /* lcd_data3.lcd_data3 */
56 AM33XX_IOPAD(0x8b0, PIN_OUTPUT | MUX_MODE0) /* lcd_data4.lcd_data4 */
57 AM33XX_IOPAD(0x8b4, PIN_OUTPUT | MUX_MODE0) /* lcd_data5.lcd_data5 */
58 AM33XX_IOPAD(0x8b8, PIN_OUTPUT | MUX_MODE0) /* lcd_data6.lcd_data6 */
59 AM33XX_IOPAD(0x8bc, PIN_OUTPUT | MUX_MODE0) /* lcd_data7.lcd_data7 */
60 AM33XX_IOPAD(0x8c0, PIN_OUTPUT | MUX_MODE0) /* lcd_data8.lcd_data8 */
61 AM33XX_IOPAD(0x8c4, PIN_OUTPUT | MUX_MODE0) /* lcd_data9.lcd_data9 */
62 AM33XX_IOPAD(0x8c8, PIN_OUTPUT | MUX_MODE0) /* lcd_data10.lcd_data10 */
63 AM33XX_IOPAD(0x8cc, PIN_OUTPUT | MUX_MODE0) /* lcd_data11.lcd_data11 */
64 AM33XX_IOPAD(0x8d0, PIN_OUTPUT | MUX_MODE0) /* lcd_data12.lcd_data12 */
65 AM33XX_IOPAD(0x8d4, PIN_OUTPUT | MUX_MODE0) /* lcd_data13.lcd_data13 */
66 AM33XX_IOPAD(0x8d8, PIN_OUTPUT | MUX_MODE0) /* lcd_data14.lcd_data14 */
67 AM33XX_IOPAD(0x8dc, PIN_OUTPUT | MUX_MODE0) /* lcd_data15.lcd_data15 */
68 AM33XX_IOPAD(0x8e0, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_vsync.lcd_vsync */
69 AM33XX_IOPAD(0x8e4, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_hsync.lcd_hsync */
70 AM33XX_IOPAD(0x8e8, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_pclk.lcd_pclk */
71 AM33XX_IOPAD(0x8ec, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_ac_bias_en.lcd_ac_bias_en */
559a08e8
DE
72 >;
73 };
74 nxp_hdmi_bonelt_off_pins: nxp_hdmi_bonelt_off_pins {
75 pinctrl-single,pins = <
df10eadf 76 AM33XX_IOPAD(0x9b0, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr0 */
559a08e8
DE
77 >;
78 };
df0bd1e8
JS
79
80 mcasp0_pins: mcasp0_pins {
81 pinctrl-single,pins = <
82 AM33XX_IOPAD(0x9ac, PIN_INPUT_PULLUP | MUX_MODE0) /* mcasp0_ahcklx.mcasp0_ahclkx */
83 AM33XX_IOPAD(0x99c, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mcasp0_ahclkr.mcasp0_axr2*/
84 AM33XX_IOPAD(0x994, PIN_OUTPUT_PULLUP | MUX_MODE0) /* mcasp0_fsx.mcasp0_fsx */
85 AM33XX_IOPAD(0x990, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mcasp0_aclkx.mcasp0_aclkx */
86 AM33XX_IOPAD(0x86c, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a11.GPIO1_27 */
87 >;
88 };
559a08e8
DE
89};
90
91&lcdc {
92 status = "okay";
34c900a6
JS
93 port {
94 lcdc_0: endpoint@0 {
95 remote-endpoint = <&hdmi_0>;
96 };
97 };
559a08e8
DE
98};
99
34c900a6 100&i2c0 {
df0bd1e8 101 tda19988: tda19988 {
34c900a6
JS
102 compatible = "nxp,tda998x";
103 reg = <0x70>;
df0bd1e8 104
559a08e8
DE
105 pinctrl-names = "default", "off";
106 pinctrl-0 = <&nxp_hdmi_bonelt_pins>;
107 pinctrl-1 = <&nxp_hdmi_bonelt_off_pins>;
34c900a6 108
df0bd1e8
JS
109 #sound-dai-cells = <0>;
110 audio-ports = < TDA998x_I2S 0x03>;
111
112 ports {
113 port@0 {
114 hdmi_0: endpoint@0 {
115 remote-endpoint = <&lcdc_0>;
116 };
34c900a6
JS
117 };
118 };
559a08e8
DE
119 };
120};
672e2b14
JH
121
122&rtc {
094d3ee3 123 system-power-controller;
672e2b14 124};
df0bd1e8
JS
125
126&mcasp0 {
127 #sound-dai-cells = <0>;
128 pinctrl-names = "default";
129 pinctrl-0 = <&mcasp0_pins>;
130 status = "okay";
131 op-mode = <0>; /* MCASP_IIS_MODE */
132 tdm-slots = <2>;
133 serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */
134 0 0 1 0
135 >;
136 tx-num-evt = <32>;
137 rx-num-evt = <32>;
138};
139
140/ {
141 clk_mcasp0_fixed: clk_mcasp0_fixed {
142 #clock-cells = <0>;
143 compatible = "fixed-clock";
144 clock-frequency = <24576000>;
145 };
146
147 clk_mcasp0: clk_mcasp0 {
148 #clock-cells = <0>;
149 compatible = "gpio-gate-clock";
150 clocks = <&clk_mcasp0_fixed>;
151 enable-gpios = <&gpio1 27 0>; /* BeagleBone Black Clk enable on GPIO1_27 */
152 };
153
154 sound {
155 compatible = "simple-audio-card";
156 simple-audio-card,name = "TI BeagleBone Black";
157 simple-audio-card,format = "i2s";
158 simple-audio-card,bitclock-master = <&dailink0_master>;
159 simple-audio-card,frame-master = <&dailink0_master>;
160
161 dailink0_master: simple-audio-card,cpu {
162 sound-dai = <&mcasp0>;
163 clocks = <&clk_mcasp0>;
164 };
165
166 simple-audio-card,codec {
167 sound-dai = <&tda19988>;
168 };
169 };
170};
This page took 0.158383 seconds and 5 git commands to generate.