Commit | Line | Data |
---|---|---|
e3946fe8 TH |
1 | /* |
2 | * Copyright 2013 Gateworks Corporation | |
3 | * | |
4 | * The code contained herein is licensed under the GNU General Public | |
5 | * License. You may obtain a copy of the GNU General Public License | |
6 | * Version 2 or later at the following locations: | |
7 | * | |
8 | * http://www.opensource.org/licenses/gpl-license.html | |
9 | * http://www.gnu.org/copyleft/gpl.html | |
10 | */ | |
11 | ||
326cdb16 TH |
12 | #include <dt-bindings/gpio/gpio.h> |
13 | ||
e3946fe8 TH |
14 | / { |
15 | /* these are used by bootloader for disabling nodes */ | |
16 | aliases { | |
e3946fe8 TH |
17 | led0 = &led0; |
18 | led1 = &led1; | |
19 | nand = &gpmi; | |
20 | usb0 = &usbh1; | |
21 | usb1 = &usbotg; | |
22 | }; | |
23 | ||
24 | chosen { | |
25 | bootargs = "console=ttymxc1,115200"; | |
26 | }; | |
27 | ||
28 | leds { | |
29 | compatible = "gpio-leds"; | |
b5f37b76 TH |
30 | pinctrl-names = "default"; |
31 | pinctrl-0 = <&pinctrl_gpio_leds>; | |
e3946fe8 TH |
32 | |
33 | led0: user1 { | |
34 | label = "user1"; | |
326cdb16 | 35 | gpios = <&gpio4 6 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDG */ |
e3946fe8 TH |
36 | default-state = "on"; |
37 | linux,default-trigger = "heartbeat"; | |
38 | }; | |
39 | ||
40 | led1: user2 { | |
41 | label = "user2"; | |
326cdb16 | 42 | gpios = <&gpio4 7 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDR */ |
e3946fe8 TH |
43 | default-state = "off"; |
44 | }; | |
45 | }; | |
46 | ||
47 | memory { | |
48 | reg = <0x10000000 0x20000000>; | |
49 | }; | |
50 | ||
51 | pps { | |
52 | compatible = "pps-gpio"; | |
b5f37b76 TH |
53 | pinctrl-names = "default"; |
54 | pinctrl-0 = <&pinctrl_pps>; | |
326cdb16 | 55 | gpios = <&gpio1 26 GPIO_ACTIVE_HIGH>; |
e3946fe8 TH |
56 | status = "okay"; |
57 | }; | |
58 | ||
59 | regulators { | |
60 | compatible = "simple-bus"; | |
61 | #address-cells = <1>; | |
62 | #size-cells = <0>; | |
63 | ||
64 | reg_3p3v: regulator@0 { | |
65 | compatible = "regulator-fixed"; | |
66 | reg = <0>; | |
67 | regulator-name = "3P3V"; | |
68 | regulator-min-microvolt = <3300000>; | |
69 | regulator-max-microvolt = <3300000>; | |
70 | regulator-always-on; | |
71 | }; | |
72 | ||
73 | reg_5p0v: regulator@1 { | |
74 | compatible = "regulator-fixed"; | |
75 | reg = <1>; | |
76 | regulator-name = "5P0V"; | |
77 | regulator-min-microvolt = <5000000>; | |
78 | regulator-max-microvolt = <5000000>; | |
79 | regulator-always-on; | |
80 | }; | |
81 | ||
82 | reg_usb_otg_vbus: regulator@2 { | |
83 | compatible = "regulator-fixed"; | |
84 | reg = <2>; | |
85 | regulator-name = "usb_otg_vbus"; | |
86 | regulator-min-microvolt = <5000000>; | |
87 | regulator-max-microvolt = <5000000>; | |
326cdb16 | 88 | gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>; |
e3946fe8 TH |
89 | enable-active-high; |
90 | }; | |
91 | }; | |
92 | }; | |
93 | ||
94 | &fec { | |
95 | pinctrl-names = "default"; | |
96 | pinctrl-0 = <&pinctrl_enet>; | |
3a35e470 | 97 | phy-mode = "rgmii-id"; |
326cdb16 | 98 | phy-reset-gpios = <&gpio1 30 GPIO_ACTIVE_LOW>; |
e3946fe8 TH |
99 | status = "okay"; |
100 | }; | |
101 | ||
102 | &gpmi { | |
103 | pinctrl-names = "default"; | |
104 | pinctrl-0 = <&pinctrl_gpmi_nand>; | |
105 | status = "okay"; | |
106 | }; | |
107 | ||
aef15dba TH |
108 | &hdmi { |
109 | ddc-i2c-bus = <&i2c3>; | |
110 | status = "okay"; | |
111 | }; | |
112 | ||
e3946fe8 TH |
113 | &i2c1 { |
114 | clock-frequency = <100000>; | |
115 | pinctrl-names = "default"; | |
116 | pinctrl-0 = <&pinctrl_i2c1>; | |
117 | status = "okay"; | |
118 | ||
119 | eeprom1: eeprom@50 { | |
120 | compatible = "atmel,24c02"; | |
121 | reg = <0x50>; | |
122 | pagesize = <16>; | |
123 | }; | |
124 | ||
125 | eeprom2: eeprom@51 { | |
126 | compatible = "atmel,24c02"; | |
127 | reg = <0x51>; | |
128 | pagesize = <16>; | |
129 | }; | |
130 | ||
131 | eeprom3: eeprom@52 { | |
132 | compatible = "atmel,24c02"; | |
133 | reg = <0x52>; | |
134 | pagesize = <16>; | |
135 | }; | |
136 | ||
137 | eeprom4: eeprom@53 { | |
138 | compatible = "atmel,24c02"; | |
139 | reg = <0x53>; | |
140 | pagesize = <16>; | |
141 | }; | |
142 | ||
143 | gpio: pca9555@23 { | |
144 | compatible = "nxp,pca9555"; | |
145 | reg = <0x23>; | |
146 | gpio-controller; | |
147 | #gpio-cells = <2>; | |
148 | }; | |
149 | ||
e3946fe8 TH |
150 | rtc: ds1672@68 { |
151 | compatible = "dallas,ds1672"; | |
152 | reg = <0x68>; | |
153 | }; | |
154 | }; | |
155 | ||
156 | &i2c2 { | |
157 | clock-frequency = <100000>; | |
158 | pinctrl-names = "default"; | |
159 | pinctrl-0 = <&pinctrl_i2c2>; | |
160 | status = "okay"; | |
e3946fe8 TH |
161 | }; |
162 | ||
163 | &i2c3 { | |
164 | clock-frequency = <100000>; | |
165 | pinctrl-names = "default"; | |
166 | pinctrl-0 = <&pinctrl_i2c3>; | |
167 | status = "okay"; | |
e3946fe8 TH |
168 | }; |
169 | ||
b5f37b76 | 170 | &pcie { |
e3946fe8 | 171 | pinctrl-names = "default"; |
b5f37b76 TH |
172 | pinctrl-0 = <&pinctrl_pcie>; |
173 | reset-gpio = <&gpio1 0 GPIO_ACTIVE_LOW>; | |
174 | status = "okay"; | |
175 | }; | |
e3946fe8 | 176 | |
aa2b2178 TH |
177 | &pwm2 { |
178 | pinctrl-names = "default"; | |
179 | pinctrl-0 = <&pinctrl_pwm2>; /* MX6_DIO1 */ | |
180 | status = "disabled"; | |
181 | }; | |
182 | ||
183 | &pwm3 { | |
184 | pinctrl-names = "default"; | |
185 | pinctrl-0 = <&pinctrl_pwm3>; /* MX6_DIO2 */ | |
186 | status = "disabled"; | |
187 | }; | |
188 | ||
189 | &pwm4 { | |
190 | pinctrl-names = "default"; | |
191 | pinctrl-0 = <&pinctrl_pwm4>; /* MX6_DIO3 */ | |
192 | status = "disabled"; | |
193 | }; | |
194 | ||
b5f37b76 TH |
195 | &uart1 { |
196 | pinctrl-names = "default"; | |
197 | pinctrl-0 = <&pinctrl_uart1>; | |
198 | status = "okay"; | |
199 | }; | |
200 | ||
201 | &uart2 { | |
202 | pinctrl-names = "default"; | |
203 | pinctrl-0 = <&pinctrl_uart2>; | |
204 | status = "okay"; | |
205 | }; | |
206 | ||
207 | &uart3 { | |
208 | pinctrl-names = "default"; | |
209 | pinctrl-0 = <&pinctrl_uart3>; | |
210 | status = "okay"; | |
211 | }; | |
e3946fe8 | 212 | |
b5f37b76 TH |
213 | &uart5 { |
214 | pinctrl-names = "default"; | |
215 | pinctrl-0 = <&pinctrl_uart5>; | |
216 | status = "okay"; | |
217 | }; | |
218 | ||
219 | &usbotg { | |
220 | vbus-supply = <®_usb_otg_vbus>; | |
221 | pinctrl-names = "default"; | |
222 | pinctrl-0 = <&pinctrl_usbotg>; | |
223 | disable-over-current; | |
224 | status = "okay"; | |
225 | }; | |
226 | ||
227 | &usbh1 { | |
228 | status = "okay"; | |
229 | }; | |
230 | ||
51a012b7 TH |
231 | &wdog1 { |
232 | pinctrl-names = "default"; | |
233 | pinctrl-0 = <&pinctrl_wdog>; | |
234 | fsl,ext-reset-output; | |
235 | }; | |
236 | ||
b5f37b76 TH |
237 | &iomuxc { |
238 | imx6qdl-gw51xx { | |
e3946fe8 TH |
239 | pinctrl_enet: enetgrp { |
240 | fsl,pins = < | |
c007b3a6 UKK |
241 | MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030 |
242 | MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030 | |
243 | MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030 | |
244 | MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030 | |
245 | MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030 | |
246 | MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030 | |
247 | MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030 | |
248 | MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030 | |
249 | MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030 | |
250 | MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030 | |
251 | MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030 | |
252 | MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030 | |
e3946fe8 TH |
253 | MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0 |
254 | MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0 | |
255 | MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0 | |
256 | MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8 | |
b5f37b76 TH |
257 | MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0 /* PHY Reset */ |
258 | >; | |
259 | }; | |
260 | ||
261 | pinctrl_gpio_leds: gpioledsgrp { | |
262 | fsl,pins = < | |
263 | MX6QDL_PAD_KEY_COL0__GPIO4_IO06 0x1b0b0 | |
264 | MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 0x1b0b0 | |
e3946fe8 TH |
265 | >; |
266 | }; | |
267 | ||
268 | pinctrl_gpmi_nand: gpminandgrp { | |
269 | fsl,pins = < | |
270 | MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 | |
271 | MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1 | |
272 | MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0xb0b1 | |
273 | MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000 | |
274 | MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1 | |
e3946fe8 TH |
275 | MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1 |
276 | MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1 | |
277 | MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1 | |
278 | MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1 | |
279 | MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1 | |
280 | MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1 | |
281 | MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1 | |
282 | MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1 | |
283 | MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1 | |
284 | MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1 | |
285 | >; | |
286 | }; | |
287 | ||
288 | pinctrl_i2c1: i2c1grp { | |
289 | fsl,pins = < | |
290 | MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1 | |
291 | MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1 | |
292 | >; | |
293 | }; | |
294 | ||
295 | pinctrl_i2c2: i2c2grp { | |
296 | fsl,pins = < | |
297 | MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1 | |
298 | MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1 | |
299 | >; | |
300 | }; | |
301 | ||
302 | pinctrl_i2c3: i2c3grp { | |
303 | fsl,pins = < | |
304 | MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1 | |
305 | MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1 | |
306 | >; | |
307 | }; | |
308 | ||
b5f37b76 TH |
309 | pinctrl_pcie: pciegrp { |
310 | fsl,pins = < | |
311 | MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x1b0b0 | |
312 | >; | |
313 | }; | |
314 | ||
315 | pinctrl_pps: ppsgrp { | |
316 | fsl,pins = < | |
317 | MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x1b0b1 | |
318 | >; | |
319 | }; | |
320 | ||
aa2b2178 TH |
321 | pinctrl_pwm2: pwm2grp { |
322 | fsl,pins = < | |
323 | MX6QDL_PAD_SD1_DAT2__PWM2_OUT 0x1b0b1 | |
324 | >; | |
325 | }; | |
326 | ||
327 | pinctrl_pwm3: pwm3grp { | |
328 | fsl,pins = < | |
c382e5cc | 329 | MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1 |
aa2b2178 TH |
330 | >; |
331 | }; | |
332 | ||
333 | pinctrl_pwm4: pwm4grp { | |
334 | fsl,pins = < | |
c382e5cc | 335 | MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1 |
aa2b2178 TH |
336 | >; |
337 | }; | |
338 | ||
e3946fe8 TH |
339 | pinctrl_uart1: uart1grp { |
340 | fsl,pins = < | |
341 | MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1 | |
342 | MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1 | |
343 | >; | |
344 | }; | |
345 | ||
346 | pinctrl_uart2: uart2grp { | |
347 | fsl,pins = < | |
348 | MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA 0x1b0b1 | |
349 | MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA 0x1b0b1 | |
350 | >; | |
351 | }; | |
352 | ||
353 | pinctrl_uart3: uart3grp { | |
354 | fsl,pins = < | |
355 | MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1 | |
356 | MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1 | |
357 | >; | |
358 | }; | |
359 | ||
360 | pinctrl_uart5: uart5grp { | |
361 | fsl,pins = < | |
362 | MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1 | |
363 | MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1 | |
364 | >; | |
365 | }; | |
366 | ||
367 | pinctrl_usbotg: usbotggrp { | |
368 | fsl,pins = < | |
369 | MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059 | |
b5f37b76 | 370 | MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b0 /* OTG_PWR_EN */ |
e3946fe8 TH |
371 | >; |
372 | }; | |
51a012b7 TH |
373 | |
374 | pinctrl_wdog: wdoggrp { | |
375 | fsl,pins = < | |
376 | MX6QDL_PAD_DISP0_DAT8__WDOG1_B 0x1b0b0 | |
377 | >; | |
378 | }; | |
e3946fe8 TH |
379 | }; |
380 | }; |