ARM: make the physical-relative calculation more obvious
[deliverable/linux.git] / arch / arm / include / asm / memory.h
CommitLineData
1da177e4 1/*
4baa9922 2 * arch/arm/include/asm/memory.h
1da177e4
LT
3 *
4 * Copyright (C) 2000-2002 Russell King
002547b4 5 * modification for nommu, Hyok S. Choi, 2004
1da177e4
LT
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 *
11 * Note: this file should not be included by non-asm/.h files
12 */
13#ifndef __ASM_ARM_MEMORY_H
14#define __ASM_ARM_MEMORY_H
15
8d5796d2
LB
16#include <linux/compiler.h>
17#include <linux/const.h>
3a6b1676 18#include <linux/types.h>
158e8bfe 19#include <linux/sizes.h>
8d5796d2 20
0cdc8b92 21#ifdef CONFIG_NEED_MACH_MEMORY_H
1b9f95f8
NP
22#include <mach/memory.h>
23#endif
24
f09b9979
NP
25/*
26 * Allow for constants defined here to be used from assembly code
27 * by prepending the UL suffix only with actual C code compilation.
28 */
8d5796d2 29#define UL(x) _AC(x, UL)
1da177e4 30
006fa259
RK
31/* PAGE_OFFSET - the virtual address of the start of the kernel image */
32#define PAGE_OFFSET UL(CONFIG_PAGE_OFFSET)
33
002547b4
RK
34#ifdef CONFIG_MMU
35
1da177e4
LT
36/*
37 * TASK_SIZE - the maximum size of a user space task.
38 * TASK_UNMAPPED_BASE - the lower boundary of the mmap VM area
39 */
5d1c20bc 40#define TASK_SIZE (UL(CONFIG_PAGE_OFFSET) - UL(SZ_16M))
79d1f5c9 41#define TASK_UNMAPPED_BASE ALIGN(TASK_SIZE / 3, SZ_16M)
1da177e4
LT
42
43/*
44 * The maximum size of a 26-bit user space task.
45 */
5d1c20bc 46#define TASK_SIZE_26 (UL(1) << 26)
1da177e4 47
002547b4
RK
48/*
49 * The module space lives between the addresses given by TASK_SIZE
50 * and PAGE_OFFSET - it must be within 32MB of the kernel text.
51 */
adca6dc2 52#ifndef CONFIG_THUMB2_KERNEL
5d1c20bc 53#define MODULES_VADDR (PAGE_OFFSET - SZ_16M)
adca6dc2
CM
54#else
55/* smaller range for Thumb-2 symbols relocation (2^24)*/
5d1c20bc 56#define MODULES_VADDR (PAGE_OFFSET - SZ_8M)
adca6dc2
CM
57#endif
58
ab4f2ee1 59#if TASK_SIZE > MODULES_VADDR
002547b4
RK
60#error Top of user space clashes with start of module space
61#endif
62
d73cd428
NP
63/*
64 * The highmem pkmap virtual space shares the end of the module area.
65 */
66#ifdef CONFIG_HIGHMEM
67#define MODULES_END (PAGE_OFFSET - PMD_SIZE)
68#else
69#define MODULES_END (PAGE_OFFSET)
70#endif
71
002547b4
RK
72/*
73 * The XIP kernel gets mapped at the bottom of the module vm area.
74 * Since we use sections to map it, this macro replaces the physical address
75 * with its virtual address while keeping offset from the base section.
76 */
ab4f2ee1 77#define XIP_VIRT_ADDR(physaddr) (MODULES_VADDR + ((physaddr) & 0x000fffff))
002547b4 78
803e3dbc 79#if !defined(CONFIG_SMP) && !defined(CONFIG_ARM_LPAE)
ff0daca5 80/*
a069c896 81 * Allow 16MB-aligned ioremap pages
ff0daca5 82 */
a069c896 83#define IOREMAP_MAX_ORDER 24
803e3dbc 84#endif
ff0daca5 85
002547b4
RK
86#else /* CONFIG_MMU */
87
88/*
89 * The limitation of user task size can grow up to the end of free ram region.
90 * It is difficult to define and perhaps will never meet the original meaning
91 * of this define that was meant to.
92 * Fortunately, there is no reference for this in noMMU mode, for now.
93 */
03eca200 94#define TASK_SIZE UL(0xffffffff)
002547b4
RK
95
96#ifndef TASK_UNMAPPED_BASE
97#define TASK_UNMAPPED_BASE UL(0x00000000)
98#endif
99
002547b4 100#ifndef END_MEM
c931b4f6 101#define END_MEM (UL(CONFIG_DRAM_BASE) + CONFIG_DRAM_SIZE)
002547b4
RK
102#endif
103
002547b4
RK
104/*
105 * The module can be at any place in ram in nommu mode.
106 */
ab4f2ee1 107#define MODULES_END (END_MEM)
b713aa0b 108#define MODULES_VADDR PAGE_OFFSET
002547b4 109
38b4205a
UKK
110#define XIP_VIRT_ADDR(physaddr) (physaddr)
111
002547b4
RK
112#endif /* !CONFIG_MMU */
113
1dbd30e9
LW
114/*
115 * We fix the TCM memories max 32 KiB ITCM resp DTCM at these
116 * locations
117 */
118#ifdef CONFIG_HAVE_TCM
119#define ITCM_OFFSET UL(0xfffe0000)
120#define DTCM_OFFSET UL(0xfffe8000)
121#endif
122
719301ff
RK
123/*
124 * Convert a page to/from a physical address
125 */
126#define page_to_phys(page) (__pfn_to_phys(page_to_pfn(page)))
127#define phys_to_page(phys) (pfn_to_page(__phys_to_pfn(phys)))
128
b713aa0b
RK
129/*
130 * PLAT_PHYS_OFFSET is the offset (from zero) of the start of physical
c6f54a9b
UKK
131 * memory. This is used for XIP and NoMMU kernels, and on platforms that don't
132 * have CONFIG_ARM_PATCH_PHYS_VIRT. Assembly code must always use
b713aa0b
RK
133 * PLAT_PHYS_OFFSET and not PHYS_OFFSET.
134 */
b713aa0b 135#define PLAT_PHYS_OFFSET UL(CONFIG_PHYS_OFFSET)
b713aa0b 136
d7811455 137#ifdef CONFIG_XIP_KERNEL
8ff97fa3
RK
138/*
139 * When referencing data in RAM from the XIP region in a relative manner
140 * with the MMU off, we need the relative offset between the two physical
141 * addresses. The macro below achieves this, which is:
142 * __pa(v_data) - __xip_pa(v_text)
143 */
144#define PHYS_RELATIVE(v_data, v_text) \
145 (((v_data) - PAGE_OFFSET + PLAT_PHYS_OFFSET) - \
146 ((v_text) - XIP_VIRT_ADDR(CONFIG_XIP_PHYS_ADDR) + \
147 CONFIG_XIP_PHYS_ADDR))
d7811455 148#else
8ff97fa3 149#define PHYS_RELATIVE(v_data, v_text) ((v_data) - (v_text))
d7811455
NP
150#endif
151
1da177e4
LT
152#ifndef __ASSEMBLY__
153
dc21af99
RK
154/*
155 * Physical vs virtual RAM address space conversion. These are
156 * private definitions which should NOT be used outside memory.h
157 * files. Use virt_to_phys/phys_to_virt/__pa/__va instead.
e26a9e00
RK
158 *
159 * PFNs are used to describe any physical page; this means
160 * PFN 0 == physical address 0.
dc21af99 161 */
e26a9e00
RK
162#if defined(__virt_to_phys)
163#define PHYS_OFFSET PLAT_PHYS_OFFSET
164#define PHYS_PFN_OFFSET ((unsigned long)(PHYS_OFFSET >> PAGE_SHIFT))
165
166#define virt_to_pfn(kaddr) (__pa(kaddr) >> PAGE_SHIFT)
167
168#elif defined(CONFIG_ARM_PATCH_PHYS_VIRT)
dc21af99 169
cada3c08
RK
170/*
171 * Constants used to force the right instruction encodings and shifts
172 * so that all we need to do is modify the 8-bit constant field.
173 */
174#define __PV_BITS_31_24 0x81000000
f52bb722 175#define __PV_BITS_7_0 0x81
cada3c08 176
e26a9e00 177extern unsigned long __pv_phys_pfn_offset;
f52bb722
S
178extern u64 __pv_offset;
179extern void fixup_pv_table(const void *, unsigned long);
180extern const void *__pv_table_begin, *__pv_table_end;
181
e26a9e00
RK
182#define PHYS_OFFSET ((phys_addr_t)__pv_phys_pfn_offset << PAGE_SHIFT)
183#define PHYS_PFN_OFFSET (__pv_phys_pfn_offset)
184
185#define virt_to_pfn(kaddr) \
186 ((((unsigned long)(kaddr) - PAGE_OFFSET) >> PAGE_SHIFT) + \
187 PHYS_PFN_OFFSET)
dc21af99 188
cada3c08 189#define __pv_stub(from,to,instr,type) \
dc21af99
RK
190 __asm__("@ __pv_stub\n" \
191 "1: " instr " %0, %1, %2\n" \
192 " .pushsection .pv_table,\"a\"\n" \
193 " .long 1b\n" \
194 " .popsection\n" \
195 : "=r" (to) \
cada3c08 196 : "r" (from), "I" (type))
dc21af99 197
f52bb722
S
198#define __pv_stub_mov_hi(t) \
199 __asm__ volatile("@ __pv_stub_mov\n" \
200 "1: mov %R0, %1\n" \
201 " .pushsection .pv_table,\"a\"\n" \
202 " .long 1b\n" \
203 " .popsection\n" \
204 : "=r" (t) \
205 : "I" (__PV_BITS_7_0))
206
207#define __pv_add_carry_stub(x, y) \
208 __asm__ volatile("@ __pv_add_carry_stub\n" \
209 "1: adds %Q0, %1, %2\n" \
210 " adc %R0, %R0, #0\n" \
211 " .pushsection .pv_table,\"a\"\n" \
212 " .long 1b\n" \
213 " .popsection\n" \
214 : "+r" (y) \
215 : "r" (x), "I" (__PV_BITS_31_24) \
216 : "cc")
217
ca5a45c0 218static inline phys_addr_t __virt_to_phys(unsigned long x)
dc21af99 219{
f52bb722
S
220 phys_addr_t t;
221
222 if (sizeof(phys_addr_t) == 4) {
223 __pv_stub(x, t, "add", __PV_BITS_31_24);
224 } else {
225 __pv_stub_mov_hi(t);
226 __pv_add_carry_stub(x, t);
227 }
dc21af99
RK
228 return t;
229}
230
ca5a45c0 231static inline unsigned long __phys_to_virt(phys_addr_t x)
dc21af99
RK
232{
233 unsigned long t;
139cc2ba
VK
234
235 /*
236 * 'unsigned long' cast discard upper word when
237 * phys_addr_t is 64 bit, and makes sure that inline
238 * assembler expression receives 32 bit argument
239 * in place where 'r' 32 bit operand is expected.
240 */
241 __pv_stub((unsigned long) x, t, "sub", __PV_BITS_31_24);
dc21af99
RK
242 return t;
243}
ca5a45c0 244
dc21af99 245#else
ca5a45c0 246
b713aa0b 247#define PHYS_OFFSET PLAT_PHYS_OFFSET
e26a9e00 248#define PHYS_PFN_OFFSET ((unsigned long)(PHYS_OFFSET >> PAGE_SHIFT))
b713aa0b 249
ca5a45c0
SS
250static inline phys_addr_t __virt_to_phys(unsigned long x)
251{
252 return (phys_addr_t)x - PAGE_OFFSET + PHYS_OFFSET;
253}
254
255static inline unsigned long __phys_to_virt(phys_addr_t x)
256{
257 return x - PHYS_OFFSET + PAGE_OFFSET;
258}
259
e26a9e00
RK
260#define virt_to_pfn(kaddr) \
261 ((((unsigned long)(kaddr) - PAGE_OFFSET) >> PAGE_SHIFT) + \
262 PHYS_PFN_OFFSET)
b4ad5155 263
e26a9e00 264#endif
1da177e4
LT
265
266/*
267 * These are *only* valid on the kernel direct mapped RAM memory.
268 * Note: Drivers should NOT use these. They are the wrong
269 * translation for translating DMA addresses. Use the driver
270 * DMA support - see dma-mapping.h.
271 */
84c4d3a6 272#define virt_to_phys virt_to_phys
3a6b1676 273static inline phys_addr_t virt_to_phys(const volatile void *x)
1da177e4
LT
274{
275 return __virt_to_phys((unsigned long)(x));
276}
277
84c4d3a6 278#define phys_to_virt phys_to_virt
3a6b1676 279static inline void *phys_to_virt(phys_addr_t x)
1da177e4 280{
ca5a45c0 281 return (void *)__phys_to_virt(x);
1da177e4
LT
282}
283
284/*
285 * Drivers should NOT use these either.
286 */
287#define __pa(x) __virt_to_phys((unsigned long)(x))
ca5a45c0 288#define __va(x) ((void *)__phys_to_virt((phys_addr_t)(x)))
e4886664 289#define pfn_to_kaddr(pfn) __va((phys_addr_t)(pfn) << PAGE_SHIFT)
1da177e4 290
28410293 291extern unsigned long (*arch_virt_to_idmap)(unsigned long x);
5e4432d3 292
4dc9a817
SS
293/*
294 * These are for systems that have a hardware interconnect supported alias of
295 * physical memory for idmap purposes. Most cases should leave these
28410293 296 * untouched. Note: this can only return addresses less than 4GiB.
4dc9a817 297 */
28410293 298static inline unsigned long __virt_to_idmap(unsigned long x)
4dc9a817 299{
0871b724 300 if (IS_ENABLED(CONFIG_MMU) && arch_virt_to_idmap)
4dc9a817
SS
301 return arch_virt_to_idmap(x);
302 else
303 return __virt_to_phys(x);
304}
305
306#define virt_to_idmap(x) __virt_to_idmap((unsigned long)(x))
307
1da177e4
LT
308/*
309 * Virtual <-> DMA view memory address translations
310 * Again, these are *only* valid on the kernel direct mapped RAM
311 * memory. Use of these is *deprecated* (and that doesn't mean
312 * use the __ prefixed forms instead.) See dma-mapping.h.
313 */
b5ee9002
NP
314#ifndef __virt_to_bus
315#define __virt_to_bus __virt_to_phys
316#define __bus_to_virt __phys_to_virt
1c4a4f48
RK
317#define __pfn_to_bus(x) __pfn_to_phys(x)
318#define __bus_to_pfn(x) __phys_to_pfn(x)
b5ee9002
NP
319#endif
320
a5d533ee 321#ifdef CONFIG_VIRT_TO_BUS
84c4d3a6 322#define virt_to_bus virt_to_bus
1da177e4
LT
323static inline __deprecated unsigned long virt_to_bus(void *x)
324{
325 return __virt_to_bus((unsigned long)x);
326}
327
84c4d3a6 328#define bus_to_virt bus_to_virt
1da177e4
LT
329static inline __deprecated void *bus_to_virt(unsigned long x)
330{
331 return (void *)__bus_to_virt(x);
332}
a5d533ee 333#endif
1da177e4
LT
334
335/*
336 * Conversion between a struct page and a physical address.
337 *
1da177e4
LT
338 * page_to_pfn(page) convert a struct page * to a PFN number
339 * pfn_to_page(pfn) convert a _valid_ PFN number to struct page *
1da177e4
LT
340 *
341 * virt_to_page(k) convert a _valid_ virtual address to struct page *
342 * virt_addr_valid(k) indicates whether a virtual address is valid
343 */
7d129637 344#define ARCH_PFN_OFFSET PHYS_PFN_OFFSET
05944d74 345
e26a9e00 346#define virt_to_page(kaddr) pfn_to_page(virt_to_pfn(kaddr))
efea3403 347#define virt_addr_valid(kaddr) (((unsigned long)(kaddr) >= PAGE_OFFSET && (unsigned long)(kaddr) < (unsigned long)high_memory) \
e26a9e00 348 && pfn_valid(virt_to_pfn(kaddr)))
1da177e4 349
1da177e4
LT
350#endif
351
7eb98a2f
KH
352#include <asm-generic/memory_model.h>
353
1da177e4 354#endif
This page took 0.727703 seconds and 5 git commands to generate.