Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * This file is subject to the terms and conditions of the GNU General Public | |
3 | * License. See the file "COPYING" in the main directory of this archive | |
4 | * for more details. | |
5 | * | |
6 | * Synthesize TLB refill handlers at runtime. | |
7 | * | |
70342287 RB |
8 | * Copyright (C) 2004, 2005, 2006, 2008 Thiemo Seufer |
9 | * Copyright (C) 2005, 2007, 2008, 2009 Maciej W. Rozycki | |
41c594ab | 10 | * Copyright (C) 2006 Ralf Baechle (ralf@linux-mips.org) |
fd062c84 | 11 | * Copyright (C) 2008, 2009 Cavium Networks, Inc. |
113c62d9 | 12 | * Copyright (C) 2011 MIPS Technologies, Inc. |
41c594ab RB |
13 | * |
14 | * ... and the days got worse and worse and now you see | |
15 | * I've gone completly out of my mind. | |
16 | * | |
17 | * They're coming to take me a away haha | |
18 | * they're coming to take me a away hoho hihi haha | |
19 | * to the funny farm where code is beautiful all the time ... | |
20 | * | |
21 | * (Condolences to Napoleon XIV) | |
1da177e4 LT |
22 | */ |
23 | ||
95affdda | 24 | #include <linux/bug.h> |
1da177e4 LT |
25 | #include <linux/kernel.h> |
26 | #include <linux/types.h> | |
631330f5 | 27 | #include <linux/smp.h> |
1da177e4 LT |
28 | #include <linux/string.h> |
29 | #include <linux/init.h> | |
3d8bfdd0 | 30 | #include <linux/cache.h> |
1da177e4 | 31 | |
3d8bfdd0 DD |
32 | #include <asm/cacheflush.h> |
33 | #include <asm/pgtable.h> | |
1da177e4 | 34 | #include <asm/war.h> |
3482d713 | 35 | #include <asm/uasm.h> |
b81947c6 | 36 | #include <asm/setup.h> |
e30ec452 | 37 | |
1ec56329 DD |
38 | /* |
39 | * TLB load/store/modify handlers. | |
40 | * | |
41 | * Only the fastpath gets synthesized at runtime, the slowpath for | |
42 | * do_page_fault remains normal asm. | |
43 | */ | |
44 | extern void tlb_do_page_fault_0(void); | |
45 | extern void tlb_do_page_fault_1(void); | |
46 | ||
bf28607f DD |
47 | struct work_registers { |
48 | int r1; | |
49 | int r2; | |
50 | int r3; | |
51 | }; | |
52 | ||
53 | struct tlb_reg_save { | |
54 | unsigned long a; | |
55 | unsigned long b; | |
56 | } ____cacheline_aligned_in_smp; | |
57 | ||
58 | static struct tlb_reg_save handler_reg_save[NR_CPUS]; | |
1ec56329 | 59 | |
aeffdbba | 60 | static inline int r45k_bvahwbug(void) |
1da177e4 LT |
61 | { |
62 | /* XXX: We should probe for the presence of this bug, but we don't. */ | |
63 | return 0; | |
64 | } | |
65 | ||
aeffdbba | 66 | static inline int r4k_250MHZhwbug(void) |
1da177e4 LT |
67 | { |
68 | /* XXX: We should probe for the presence of this bug, but we don't. */ | |
69 | return 0; | |
70 | } | |
71 | ||
aeffdbba | 72 | static inline int __maybe_unused bcm1250_m3_war(void) |
1da177e4 LT |
73 | { |
74 | return BCM1250_M3_WAR; | |
75 | } | |
76 | ||
aeffdbba | 77 | static inline int __maybe_unused r10000_llsc_war(void) |
1da177e4 LT |
78 | { |
79 | return R10000_LLSC_WAR; | |
80 | } | |
81 | ||
cc33ae43 DD |
82 | static int use_bbit_insns(void) |
83 | { | |
84 | switch (current_cpu_type()) { | |
85 | case CPU_CAVIUM_OCTEON: | |
86 | case CPU_CAVIUM_OCTEON_PLUS: | |
87 | case CPU_CAVIUM_OCTEON2: | |
4723b20a | 88 | case CPU_CAVIUM_OCTEON3: |
cc33ae43 DD |
89 | return 1; |
90 | default: | |
91 | return 0; | |
92 | } | |
93 | } | |
94 | ||
2c8c53e2 DD |
95 | static int use_lwx_insns(void) |
96 | { | |
97 | switch (current_cpu_type()) { | |
98 | case CPU_CAVIUM_OCTEON2: | |
4723b20a | 99 | case CPU_CAVIUM_OCTEON3: |
2c8c53e2 DD |
100 | return 1; |
101 | default: | |
102 | return 0; | |
103 | } | |
104 | } | |
105 | #if defined(CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE) && \ | |
106 | CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE > 0 | |
107 | static bool scratchpad_available(void) | |
108 | { | |
109 | return true; | |
110 | } | |
111 | static int scratchpad_offset(int i) | |
112 | { | |
113 | /* | |
114 | * CVMSEG starts at address -32768 and extends for | |
115 | * CAVIUM_OCTEON_CVMSEG_SIZE 128 byte cache lines. | |
116 | */ | |
117 | i += 1; /* Kernel use starts at the top and works down. */ | |
118 | return CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE * 128 - (8 * i) - 32768; | |
119 | } | |
120 | #else | |
121 | static bool scratchpad_available(void) | |
122 | { | |
123 | return false; | |
124 | } | |
125 | static int scratchpad_offset(int i) | |
126 | { | |
127 | BUG(); | |
e1c87d2a DD |
128 | /* Really unreachable, but evidently some GCC want this. */ |
129 | return 0; | |
2c8c53e2 DD |
130 | } |
131 | #endif | |
8df5beac MR |
132 | /* |
133 | * Found by experiment: At least some revisions of the 4kc throw under | |
134 | * some circumstances a machine check exception, triggered by invalid | |
135 | * values in the index register. Delaying the tlbp instruction until | |
136 | * after the next branch, plus adding an additional nop in front of | |
137 | * tlbwi/tlbwr avoids the invalid index register values. Nobody knows | |
138 | * why; it's not an issue caused by the core RTL. | |
139 | * | |
140 | */ | |
078a55fc | 141 | static int m4kc_tlbp_war(void) |
8df5beac MR |
142 | { |
143 | return (current_cpu_data.processor_id & 0xffff00) == | |
144 | (PRID_COMP_MIPS | PRID_IMP_4KC); | |
145 | } | |
146 | ||
e30ec452 | 147 | /* Handle labels (which must be positive integers). */ |
1da177e4 | 148 | enum label_id { |
e30ec452 | 149 | label_second_part = 1, |
1da177e4 LT |
150 | label_leave, |
151 | label_vmalloc, | |
152 | label_vmalloc_done, | |
02a54177 RB |
153 | label_tlbw_hazard_0, |
154 | label_split = label_tlbw_hazard_0 + 8, | |
6dd9344c DD |
155 | label_tlbl_goaround1, |
156 | label_tlbl_goaround2, | |
1da177e4 LT |
157 | label_nopage_tlbl, |
158 | label_nopage_tlbs, | |
159 | label_nopage_tlbm, | |
160 | label_smp_pgtable_change, | |
161 | label_r3000_write_probe_fail, | |
1ec56329 | 162 | label_large_segbits_fault, |
aa1762f4 | 163 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
fd062c84 DD |
164 | label_tlb_huge_update, |
165 | #endif | |
1da177e4 LT |
166 | }; |
167 | ||
e30ec452 TS |
168 | UASM_L_LA(_second_part) |
169 | UASM_L_LA(_leave) | |
e30ec452 TS |
170 | UASM_L_LA(_vmalloc) |
171 | UASM_L_LA(_vmalloc_done) | |
02a54177 | 172 | /* _tlbw_hazard_x is handled differently. */ |
e30ec452 | 173 | UASM_L_LA(_split) |
6dd9344c DD |
174 | UASM_L_LA(_tlbl_goaround1) |
175 | UASM_L_LA(_tlbl_goaround2) | |
e30ec452 TS |
176 | UASM_L_LA(_nopage_tlbl) |
177 | UASM_L_LA(_nopage_tlbs) | |
178 | UASM_L_LA(_nopage_tlbm) | |
179 | UASM_L_LA(_smp_pgtable_change) | |
180 | UASM_L_LA(_r3000_write_probe_fail) | |
1ec56329 | 181 | UASM_L_LA(_large_segbits_fault) |
aa1762f4 | 182 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
fd062c84 DD |
183 | UASM_L_LA(_tlb_huge_update) |
184 | #endif | |
656be92f | 185 | |
078a55fc | 186 | static int hazard_instance; |
02a54177 | 187 | |
078a55fc | 188 | static void uasm_bgezl_hazard(u32 **p, struct uasm_reloc **r, int instance) |
02a54177 RB |
189 | { |
190 | switch (instance) { | |
191 | case 0 ... 7: | |
192 | uasm_il_bgezl(p, r, 0, label_tlbw_hazard_0 + instance); | |
193 | return; | |
194 | default: | |
195 | BUG(); | |
196 | } | |
197 | } | |
198 | ||
078a55fc | 199 | static void uasm_bgezl_label(struct uasm_label **l, u32 **p, int instance) |
02a54177 RB |
200 | { |
201 | switch (instance) { | |
202 | case 0 ... 7: | |
203 | uasm_build_label(l, *p, label_tlbw_hazard_0 + instance); | |
204 | break; | |
205 | default: | |
206 | BUG(); | |
207 | } | |
208 | } | |
209 | ||
92b1e6a6 | 210 | /* |
a2c763e0 RB |
211 | * pgtable bits are assigned dynamically depending on processor feature |
212 | * and statically based on kernel configuration. This spits out the actual | |
70342287 | 213 | * values the kernel is using. Required to make sense from disassembled |
a2c763e0 | 214 | * TLB exception handlers. |
92b1e6a6 | 215 | */ |
a2c763e0 RB |
216 | static void output_pgtable_bits_defines(void) |
217 | { | |
218 | #define pr_define(fmt, ...) \ | |
219 | pr_debug("#define " fmt, ##__VA_ARGS__) | |
220 | ||
221 | pr_debug("#include <asm/asm.h>\n"); | |
222 | pr_debug("#include <asm/regdef.h>\n"); | |
223 | pr_debug("\n"); | |
224 | ||
225 | pr_define("_PAGE_PRESENT_SHIFT %d\n", _PAGE_PRESENT_SHIFT); | |
226 | pr_define("_PAGE_READ_SHIFT %d\n", _PAGE_READ_SHIFT); | |
227 | pr_define("_PAGE_WRITE_SHIFT %d\n", _PAGE_WRITE_SHIFT); | |
228 | pr_define("_PAGE_ACCESSED_SHIFT %d\n", _PAGE_ACCESSED_SHIFT); | |
229 | pr_define("_PAGE_MODIFIED_SHIFT %d\n", _PAGE_MODIFIED_SHIFT); | |
970d032f | 230 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
a2c763e0 | 231 | pr_define("_PAGE_HUGE_SHIFT %d\n", _PAGE_HUGE_SHIFT); |
970d032f | 232 | pr_define("_PAGE_SPLITTING_SHIFT %d\n", _PAGE_SPLITTING_SHIFT); |
a2c763e0 RB |
233 | #endif |
234 | if (cpu_has_rixi) { | |
235 | #ifdef _PAGE_NO_EXEC_SHIFT | |
236 | pr_define("_PAGE_NO_EXEC_SHIFT %d\n", _PAGE_NO_EXEC_SHIFT); | |
237 | #endif | |
238 | #ifdef _PAGE_NO_READ_SHIFT | |
239 | pr_define("_PAGE_NO_READ_SHIFT %d\n", _PAGE_NO_READ_SHIFT); | |
240 | #endif | |
241 | } | |
242 | pr_define("_PAGE_GLOBAL_SHIFT %d\n", _PAGE_GLOBAL_SHIFT); | |
243 | pr_define("_PAGE_VALID_SHIFT %d\n", _PAGE_VALID_SHIFT); | |
244 | pr_define("_PAGE_DIRTY_SHIFT %d\n", _PAGE_DIRTY_SHIFT); | |
245 | pr_define("_PFN_SHIFT %d\n", _PFN_SHIFT); | |
246 | pr_debug("\n"); | |
247 | } | |
248 | ||
249 | static inline void dump_handler(const char *symbol, const u32 *handler, int count) | |
92b1e6a6 FBH |
250 | { |
251 | int i; | |
252 | ||
a2c763e0 RB |
253 | pr_debug("LEAF(%s)\n", symbol); |
254 | ||
92b1e6a6 FBH |
255 | pr_debug("\t.set push\n"); |
256 | pr_debug("\t.set noreorder\n"); | |
257 | ||
258 | for (i = 0; i < count; i++) | |
a2c763e0 | 259 | pr_debug("\t.word\t0x%08x\t\t# %p\n", handler[i], &handler[i]); |
92b1e6a6 | 260 | |
a2c763e0 RB |
261 | pr_debug("\t.set\tpop\n"); |
262 | ||
263 | pr_debug("\tEND(%s)\n", symbol); | |
92b1e6a6 FBH |
264 | } |
265 | ||
1da177e4 LT |
266 | /* The only general purpose registers allowed in TLB handlers. */ |
267 | #define K0 26 | |
268 | #define K1 27 | |
269 | ||
270 | /* Some CP0 registers */ | |
41c594ab RB |
271 | #define C0_INDEX 0, 0 |
272 | #define C0_ENTRYLO0 2, 0 | |
273 | #define C0_TCBIND 2, 2 | |
274 | #define C0_ENTRYLO1 3, 0 | |
275 | #define C0_CONTEXT 4, 0 | |
fd062c84 | 276 | #define C0_PAGEMASK 5, 0 |
41c594ab RB |
277 | #define C0_BADVADDR 8, 0 |
278 | #define C0_ENTRYHI 10, 0 | |
279 | #define C0_EPC 14, 0 | |
280 | #define C0_XCONTEXT 20, 0 | |
1da177e4 | 281 | |
875d43e7 | 282 | #ifdef CONFIG_64BIT |
e30ec452 | 283 | # define GET_CONTEXT(buf, reg) UASM_i_MFC0(buf, reg, C0_XCONTEXT) |
1da177e4 | 284 | #else |
e30ec452 | 285 | # define GET_CONTEXT(buf, reg) UASM_i_MFC0(buf, reg, C0_CONTEXT) |
1da177e4 LT |
286 | #endif |
287 | ||
288 | /* The worst case length of the handler is around 18 instructions for | |
289 | * R3000-style TLBs and up to 63 instructions for R4000-style TLBs. | |
290 | * Maximum space available is 32 instructions for R3000 and 64 | |
291 | * instructions for R4000. | |
292 | * | |
293 | * We deliberately chose a buffer size of 128, so we won't scribble | |
294 | * over anything important on overflow before we panic. | |
295 | */ | |
078a55fc | 296 | static u32 tlb_handler[128]; |
1da177e4 LT |
297 | |
298 | /* simply assume worst case size for labels and relocs */ | |
078a55fc PG |
299 | static struct uasm_label labels[128]; |
300 | static struct uasm_reloc relocs[128]; | |
1da177e4 | 301 | |
078a55fc | 302 | static int check_for_high_segbits; |
3d8bfdd0 | 303 | |
078a55fc | 304 | static unsigned int kscratch_used_mask; |
3d8bfdd0 | 305 | |
7777b939 J |
306 | static inline int __maybe_unused c0_kscratch(void) |
307 | { | |
308 | switch (current_cpu_type()) { | |
309 | case CPU_XLP: | |
310 | case CPU_XLR: | |
311 | return 22; | |
312 | default: | |
313 | return 31; | |
314 | } | |
315 | } | |
316 | ||
078a55fc | 317 | static int allocate_kscratch(void) |
3d8bfdd0 DD |
318 | { |
319 | int r; | |
320 | unsigned int a = cpu_data[0].kscratch_mask & ~kscratch_used_mask; | |
321 | ||
322 | r = ffs(a); | |
323 | ||
324 | if (r == 0) | |
325 | return -1; | |
326 | ||
327 | r--; /* make it zero based */ | |
328 | ||
329 | kscratch_used_mask |= (1 << r); | |
330 | ||
331 | return r; | |
332 | } | |
333 | ||
078a55fc PG |
334 | static int scratch_reg; |
335 | static int pgd_reg; | |
2c8c53e2 DD |
336 | enum vmalloc64_mode {not_refill, refill_scratch, refill_noscratch}; |
337 | ||
078a55fc | 338 | static struct work_registers build_get_work_registers(u32 **p) |
bf28607f DD |
339 | { |
340 | struct work_registers r; | |
341 | ||
342 | int smp_processor_id_reg; | |
343 | int smp_processor_id_sel; | |
344 | int smp_processor_id_shift; | |
345 | ||
0e6ecc1a | 346 | if (scratch_reg >= 0) { |
bf28607f | 347 | /* Save in CPU local C0_KScratch? */ |
7777b939 | 348 | UASM_i_MTC0(p, 1, c0_kscratch(), scratch_reg); |
bf28607f DD |
349 | r.r1 = K0; |
350 | r.r2 = K1; | |
351 | r.r3 = 1; | |
352 | return r; | |
353 | } | |
354 | ||
355 | if (num_possible_cpus() > 1) { | |
356 | #ifdef CONFIG_MIPS_PGD_C0_CONTEXT | |
357 | smp_processor_id_shift = 51; | |
358 | smp_processor_id_reg = 20; /* XContext */ | |
359 | smp_processor_id_sel = 0; | |
360 | #else | |
361 | # ifdef CONFIG_32BIT | |
362 | smp_processor_id_shift = 25; | |
363 | smp_processor_id_reg = 4; /* Context */ | |
364 | smp_processor_id_sel = 0; | |
365 | # endif | |
366 | # ifdef CONFIG_64BIT | |
367 | smp_processor_id_shift = 26; | |
368 | smp_processor_id_reg = 4; /* Context */ | |
369 | smp_processor_id_sel = 0; | |
370 | # endif | |
371 | #endif | |
372 | /* Get smp_processor_id */ | |
373 | UASM_i_MFC0(p, K0, smp_processor_id_reg, smp_processor_id_sel); | |
374 | UASM_i_SRL_SAFE(p, K0, K0, smp_processor_id_shift); | |
375 | ||
376 | /* handler_reg_save index in K0 */ | |
377 | UASM_i_SLL(p, K0, K0, ilog2(sizeof(struct tlb_reg_save))); | |
378 | ||
379 | UASM_i_LA(p, K1, (long)&handler_reg_save); | |
380 | UASM_i_ADDU(p, K0, K0, K1); | |
381 | } else { | |
382 | UASM_i_LA(p, K0, (long)&handler_reg_save); | |
383 | } | |
384 | /* K0 now points to save area, save $1 and $2 */ | |
385 | UASM_i_SW(p, 1, offsetof(struct tlb_reg_save, a), K0); | |
386 | UASM_i_SW(p, 2, offsetof(struct tlb_reg_save, b), K0); | |
387 | ||
388 | r.r1 = K1; | |
389 | r.r2 = 1; | |
390 | r.r3 = 2; | |
391 | return r; | |
392 | } | |
393 | ||
078a55fc | 394 | static void build_restore_work_registers(u32 **p) |
bf28607f | 395 | { |
0e6ecc1a | 396 | if (scratch_reg >= 0) { |
7777b939 | 397 | UASM_i_MFC0(p, 1, c0_kscratch(), scratch_reg); |
bf28607f DD |
398 | return; |
399 | } | |
400 | /* K0 already points to save area, restore $1 and $2 */ | |
401 | UASM_i_LW(p, 1, offsetof(struct tlb_reg_save, a), K0); | |
402 | UASM_i_LW(p, 2, offsetof(struct tlb_reg_save, b), K0); | |
403 | } | |
404 | ||
2c8c53e2 | 405 | #ifndef CONFIG_MIPS_PGD_C0_CONTEXT |
3d8bfdd0 | 406 | |
82622284 DD |
407 | /* |
408 | * CONFIG_MIPS_PGD_C0_CONTEXT implies 64 bit and lack of pgd_current, | |
409 | * we cannot do r3000 under these circumstances. | |
3d8bfdd0 DD |
410 | * |
411 | * Declare pgd_current here instead of including mmu_context.h to avoid type | |
412 | * conflicts for tlbmiss_handler_setup_pgd | |
82622284 | 413 | */ |
3d8bfdd0 | 414 | extern unsigned long pgd_current[]; |
82622284 | 415 | |
1da177e4 LT |
416 | /* |
417 | * The R3000 TLB handler is simple. | |
418 | */ | |
078a55fc | 419 | static void build_r3000_tlb_refill_handler(void) |
1da177e4 LT |
420 | { |
421 | long pgdc = (long)pgd_current; | |
422 | u32 *p; | |
423 | ||
424 | memset(tlb_handler, 0, sizeof(tlb_handler)); | |
425 | p = tlb_handler; | |
426 | ||
e30ec452 TS |
427 | uasm_i_mfc0(&p, K0, C0_BADVADDR); |
428 | uasm_i_lui(&p, K1, uasm_rel_hi(pgdc)); /* cp0 delay */ | |
429 | uasm_i_lw(&p, K1, uasm_rel_lo(pgdc), K1); | |
430 | uasm_i_srl(&p, K0, K0, 22); /* load delay */ | |
431 | uasm_i_sll(&p, K0, K0, 2); | |
432 | uasm_i_addu(&p, K1, K1, K0); | |
433 | uasm_i_mfc0(&p, K0, C0_CONTEXT); | |
434 | uasm_i_lw(&p, K1, 0, K1); /* cp0 delay */ | |
435 | uasm_i_andi(&p, K0, K0, 0xffc); /* load delay */ | |
436 | uasm_i_addu(&p, K1, K1, K0); | |
437 | uasm_i_lw(&p, K0, 0, K1); | |
438 | uasm_i_nop(&p); /* load delay */ | |
439 | uasm_i_mtc0(&p, K0, C0_ENTRYLO0); | |
440 | uasm_i_mfc0(&p, K1, C0_EPC); /* cp0 delay */ | |
441 | uasm_i_tlbwr(&p); /* cp0 delay */ | |
442 | uasm_i_jr(&p, K1); | |
443 | uasm_i_rfe(&p); /* branch delay */ | |
1da177e4 LT |
444 | |
445 | if (p > tlb_handler + 32) | |
446 | panic("TLB refill handler space exceeded"); | |
447 | ||
e30ec452 TS |
448 | pr_debug("Wrote TLB refill handler (%u instructions).\n", |
449 | (unsigned int)(p - tlb_handler)); | |
1da177e4 | 450 | |
91b05e67 | 451 | memcpy((void *)ebase, tlb_handler, 0x80); |
92b1e6a6 | 452 | |
a2c763e0 | 453 | dump_handler("r3000_tlb_refill", (u32 *)ebase, 32); |
1da177e4 | 454 | } |
82622284 | 455 | #endif /* CONFIG_MIPS_PGD_C0_CONTEXT */ |
1da177e4 LT |
456 | |
457 | /* | |
458 | * The R4000 TLB handler is much more complicated. We have two | |
459 | * consecutive handler areas with 32 instructions space each. | |
460 | * Since they aren't used at the same time, we can overflow in the | |
461 | * other one.To keep things simple, we first assume linear space, | |
462 | * then we relocate it to the final handler layout as needed. | |
463 | */ | |
078a55fc | 464 | static u32 final_handler[64]; |
1da177e4 LT |
465 | |
466 | /* | |
467 | * Hazards | |
468 | * | |
469 | * From the IDT errata for the QED RM5230 (Nevada), processor revision 1.0: | |
470 | * 2. A timing hazard exists for the TLBP instruction. | |
471 | * | |
70342287 RB |
472 | * stalling_instruction |
473 | * TLBP | |
1da177e4 LT |
474 | * |
475 | * The JTLB is being read for the TLBP throughout the stall generated by the | |
476 | * previous instruction. This is not really correct as the stalling instruction | |
477 | * can modify the address used to access the JTLB. The failure symptom is that | |
478 | * the TLBP instruction will use an address created for the stalling instruction | |
479 | * and not the address held in C0_ENHI and thus report the wrong results. | |
480 | * | |
481 | * The software work-around is to not allow the instruction preceding the TLBP | |
482 | * to stall - make it an NOP or some other instruction guaranteed not to stall. | |
483 | * | |
70342287 | 484 | * Errata 2 will not be fixed. This errata is also on the R5000. |
1da177e4 LT |
485 | * |
486 | * As if we MIPS hackers wouldn't know how to nop pipelines happy ... | |
487 | */ | |
078a55fc | 488 | static void __maybe_unused build_tlb_probe_entry(u32 **p) |
1da177e4 | 489 | { |
10cc3529 | 490 | switch (current_cpu_type()) { |
326e2e1a | 491 | /* Found by experiment: R4600 v2.0/R4700 needs this, too. */ |
f5b4d956 | 492 | case CPU_R4600: |
326e2e1a | 493 | case CPU_R4700: |
1da177e4 | 494 | case CPU_R5000: |
1da177e4 | 495 | case CPU_NEVADA: |
e30ec452 TS |
496 | uasm_i_nop(p); |
497 | uasm_i_tlbp(p); | |
1da177e4 LT |
498 | break; |
499 | ||
500 | default: | |
e30ec452 | 501 | uasm_i_tlbp(p); |
1da177e4 LT |
502 | break; |
503 | } | |
504 | } | |
505 | ||
506 | /* | |
507 | * Write random or indexed TLB entry, and care about the hazards from | |
25985edc | 508 | * the preceding mtc0 and for the following eret. |
1da177e4 LT |
509 | */ |
510 | enum tlb_write_entry { tlb_random, tlb_indexed }; | |
511 | ||
078a55fc PG |
512 | static void build_tlb_write_entry(u32 **p, struct uasm_label **l, |
513 | struct uasm_reloc **r, | |
514 | enum tlb_write_entry wmode) | |
1da177e4 LT |
515 | { |
516 | void(*tlbw)(u32 **) = NULL; | |
517 | ||
518 | switch (wmode) { | |
e30ec452 TS |
519 | case tlb_random: tlbw = uasm_i_tlbwr; break; |
520 | case tlb_indexed: tlbw = uasm_i_tlbwi; break; | |
1da177e4 LT |
521 | } |
522 | ||
161548bf | 523 | if (cpu_has_mips_r2) { |
625c0a21 SH |
524 | /* |
525 | * The architecture spec says an ehb is required here, | |
526 | * but a number of cores do not have the hazard and | |
527 | * using an ehb causes an expensive pipeline stall. | |
528 | */ | |
529 | switch (current_cpu_type()) { | |
530 | case CPU_M14KC: | |
531 | case CPU_74K: | |
532 | break; | |
533 | ||
534 | default: | |
41f0e4d0 | 535 | uasm_i_ehb(p); |
625c0a21 SH |
536 | break; |
537 | } | |
161548bf RB |
538 | tlbw(p); |
539 | return; | |
540 | } | |
541 | ||
10cc3529 | 542 | switch (current_cpu_type()) { |
1da177e4 LT |
543 | case CPU_R4000PC: |
544 | case CPU_R4000SC: | |
545 | case CPU_R4000MC: | |
546 | case CPU_R4400PC: | |
547 | case CPU_R4400SC: | |
548 | case CPU_R4400MC: | |
549 | /* | |
550 | * This branch uses up a mtc0 hazard nop slot and saves | |
551 | * two nops after the tlbw instruction. | |
552 | */ | |
02a54177 | 553 | uasm_bgezl_hazard(p, r, hazard_instance); |
1da177e4 | 554 | tlbw(p); |
02a54177 RB |
555 | uasm_bgezl_label(l, p, hazard_instance); |
556 | hazard_instance++; | |
e30ec452 | 557 | uasm_i_nop(p); |
1da177e4 LT |
558 | break; |
559 | ||
560 | case CPU_R4600: | |
561 | case CPU_R4700: | |
e30ec452 | 562 | uasm_i_nop(p); |
2c93e12c | 563 | tlbw(p); |
e30ec452 | 564 | uasm_i_nop(p); |
2c93e12c MR |
565 | break; |
566 | ||
359187d6 | 567 | case CPU_R5000: |
359187d6 RB |
568 | case CPU_NEVADA: |
569 | uasm_i_nop(p); /* QED specifies 2 nops hazard */ | |
570 | uasm_i_nop(p); /* QED specifies 2 nops hazard */ | |
571 | tlbw(p); | |
572 | break; | |
573 | ||
2c93e12c | 574 | case CPU_R4300: |
1da177e4 LT |
575 | case CPU_5KC: |
576 | case CPU_TX49XX: | |
bdf21b18 | 577 | case CPU_PR4450: |
efa0f81c | 578 | case CPU_XLR: |
e30ec452 | 579 | uasm_i_nop(p); |
1da177e4 LT |
580 | tlbw(p); |
581 | break; | |
582 | ||
583 | case CPU_R10000: | |
584 | case CPU_R12000: | |
44d921b2 | 585 | case CPU_R14000: |
1da177e4 | 586 | case CPU_4KC: |
b1ec4c8e | 587 | case CPU_4KEC: |
113c62d9 | 588 | case CPU_M14KC: |
f8fa4811 | 589 | case CPU_M14KEC: |
1da177e4 | 590 | case CPU_SB1: |
93ce2f52 | 591 | case CPU_SB1A: |
1da177e4 LT |
592 | case CPU_4KSC: |
593 | case CPU_20KC: | |
594 | case CPU_25KF: | |
602977b0 KC |
595 | case CPU_BMIPS32: |
596 | case CPU_BMIPS3300: | |
597 | case CPU_BMIPS4350: | |
598 | case CPU_BMIPS4380: | |
599 | case CPU_BMIPS5000: | |
2a21c730 | 600 | case CPU_LOONGSON2: |
a644b277 | 601 | case CPU_R5500: |
8df5beac | 602 | if (m4kc_tlbp_war()) |
e30ec452 | 603 | uasm_i_nop(p); |
2f794d09 | 604 | case CPU_ALCHEMY: |
1da177e4 LT |
605 | tlbw(p); |
606 | break; | |
607 | ||
1da177e4 | 608 | case CPU_RM7000: |
e30ec452 TS |
609 | uasm_i_nop(p); |
610 | uasm_i_nop(p); | |
611 | uasm_i_nop(p); | |
612 | uasm_i_nop(p); | |
1da177e4 LT |
613 | tlbw(p); |
614 | break; | |
615 | ||
1da177e4 LT |
616 | case CPU_VR4111: |
617 | case CPU_VR4121: | |
618 | case CPU_VR4122: | |
619 | case CPU_VR4181: | |
620 | case CPU_VR4181A: | |
e30ec452 TS |
621 | uasm_i_nop(p); |
622 | uasm_i_nop(p); | |
1da177e4 | 623 | tlbw(p); |
e30ec452 TS |
624 | uasm_i_nop(p); |
625 | uasm_i_nop(p); | |
1da177e4 LT |
626 | break; |
627 | ||
628 | case CPU_VR4131: | |
629 | case CPU_VR4133: | |
7623debf | 630 | case CPU_R5432: |
e30ec452 TS |
631 | uasm_i_nop(p); |
632 | uasm_i_nop(p); | |
1da177e4 LT |
633 | tlbw(p); |
634 | break; | |
635 | ||
83ccf69d LPC |
636 | case CPU_JZRISC: |
637 | tlbw(p); | |
638 | uasm_i_nop(p); | |
639 | break; | |
640 | ||
1da177e4 LT |
641 | default: |
642 | panic("No TLB refill handler yet (CPU type: %d)", | |
643 | current_cpu_data.cputype); | |
644 | break; | |
645 | } | |
646 | } | |
647 | ||
078a55fc PG |
648 | static __maybe_unused void build_convert_pte_to_entrylo(u32 **p, |
649 | unsigned int reg) | |
fd062c84 | 650 | { |
05857c64 | 651 | if (cpu_has_rixi) { |
748e787e | 652 | UASM_i_ROTR(p, reg, reg, ilog2(_PAGE_GLOBAL)); |
6dd9344c DD |
653 | } else { |
654 | #ifdef CONFIG_64BIT_PHYS_ADDR | |
3be6022c | 655 | uasm_i_dsrl_safe(p, reg, reg, ilog2(_PAGE_GLOBAL)); |
6dd9344c DD |
656 | #else |
657 | UASM_i_SRL(p, reg, reg, ilog2(_PAGE_GLOBAL)); | |
658 | #endif | |
659 | } | |
660 | } | |
fd062c84 | 661 | |
aa1762f4 | 662 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
fd062c84 | 663 | |
078a55fc PG |
664 | static void build_restore_pagemask(u32 **p, struct uasm_reloc **r, |
665 | unsigned int tmp, enum label_id lid, | |
666 | int restore_scratch) | |
6dd9344c | 667 | { |
2c8c53e2 DD |
668 | if (restore_scratch) { |
669 | /* Reset default page size */ | |
670 | if (PM_DEFAULT_MASK >> 16) { | |
671 | uasm_i_lui(p, tmp, PM_DEFAULT_MASK >> 16); | |
672 | uasm_i_ori(p, tmp, tmp, PM_DEFAULT_MASK & 0xffff); | |
673 | uasm_i_mtc0(p, tmp, C0_PAGEMASK); | |
674 | uasm_il_b(p, r, lid); | |
675 | } else if (PM_DEFAULT_MASK) { | |
676 | uasm_i_ori(p, tmp, 0, PM_DEFAULT_MASK); | |
677 | uasm_i_mtc0(p, tmp, C0_PAGEMASK); | |
678 | uasm_il_b(p, r, lid); | |
679 | } else { | |
680 | uasm_i_mtc0(p, 0, C0_PAGEMASK); | |
681 | uasm_il_b(p, r, lid); | |
682 | } | |
0e6ecc1a | 683 | if (scratch_reg >= 0) |
7777b939 | 684 | UASM_i_MFC0(p, 1, c0_kscratch(), scratch_reg); |
2c8c53e2 DD |
685 | else |
686 | UASM_i_LW(p, 1, scratchpad_offset(0), 0); | |
fd062c84 | 687 | } else { |
2c8c53e2 DD |
688 | /* Reset default page size */ |
689 | if (PM_DEFAULT_MASK >> 16) { | |
690 | uasm_i_lui(p, tmp, PM_DEFAULT_MASK >> 16); | |
691 | uasm_i_ori(p, tmp, tmp, PM_DEFAULT_MASK & 0xffff); | |
692 | uasm_il_b(p, r, lid); | |
693 | uasm_i_mtc0(p, tmp, C0_PAGEMASK); | |
694 | } else if (PM_DEFAULT_MASK) { | |
695 | uasm_i_ori(p, tmp, 0, PM_DEFAULT_MASK); | |
696 | uasm_il_b(p, r, lid); | |
697 | uasm_i_mtc0(p, tmp, C0_PAGEMASK); | |
698 | } else { | |
699 | uasm_il_b(p, r, lid); | |
700 | uasm_i_mtc0(p, 0, C0_PAGEMASK); | |
701 | } | |
fd062c84 DD |
702 | } |
703 | } | |
704 | ||
078a55fc PG |
705 | static void build_huge_tlb_write_entry(u32 **p, struct uasm_label **l, |
706 | struct uasm_reloc **r, | |
707 | unsigned int tmp, | |
708 | enum tlb_write_entry wmode, | |
709 | int restore_scratch) | |
6dd9344c DD |
710 | { |
711 | /* Set huge page tlb entry size */ | |
712 | uasm_i_lui(p, tmp, PM_HUGE_MASK >> 16); | |
713 | uasm_i_ori(p, tmp, tmp, PM_HUGE_MASK & 0xffff); | |
714 | uasm_i_mtc0(p, tmp, C0_PAGEMASK); | |
715 | ||
716 | build_tlb_write_entry(p, l, r, wmode); | |
717 | ||
2c8c53e2 | 718 | build_restore_pagemask(p, r, tmp, label_leave, restore_scratch); |
6dd9344c DD |
719 | } |
720 | ||
fd062c84 DD |
721 | /* |
722 | * Check if Huge PTE is present, if so then jump to LABEL. | |
723 | */ | |
078a55fc | 724 | static void |
fd062c84 | 725 | build_is_huge_pte(u32 **p, struct uasm_reloc **r, unsigned int tmp, |
078a55fc | 726 | unsigned int pmd, int lid) |
fd062c84 DD |
727 | { |
728 | UASM_i_LW(p, tmp, 0, pmd); | |
cc33ae43 DD |
729 | if (use_bbit_insns()) { |
730 | uasm_il_bbit1(p, r, tmp, ilog2(_PAGE_HUGE), lid); | |
731 | } else { | |
732 | uasm_i_andi(p, tmp, tmp, _PAGE_HUGE); | |
733 | uasm_il_bnez(p, r, tmp, lid); | |
734 | } | |
fd062c84 DD |
735 | } |
736 | ||
078a55fc PG |
737 | static void build_huge_update_entries(u32 **p, unsigned int pte, |
738 | unsigned int tmp) | |
fd062c84 DD |
739 | { |
740 | int small_sequence; | |
741 | ||
742 | /* | |
743 | * A huge PTE describes an area the size of the | |
744 | * configured huge page size. This is twice the | |
745 | * of the large TLB entry size we intend to use. | |
746 | * A TLB entry half the size of the configured | |
747 | * huge page size is configured into entrylo0 | |
748 | * and entrylo1 to cover the contiguous huge PTE | |
749 | * address space. | |
750 | */ | |
751 | small_sequence = (HPAGE_SIZE >> 7) < 0x10000; | |
752 | ||
70342287 | 753 | /* We can clobber tmp. It isn't used after this.*/ |
fd062c84 DD |
754 | if (!small_sequence) |
755 | uasm_i_lui(p, tmp, HPAGE_SIZE >> (7 + 16)); | |
756 | ||
6dd9344c | 757 | build_convert_pte_to_entrylo(p, pte); |
9b8c3891 | 758 | UASM_i_MTC0(p, pte, C0_ENTRYLO0); /* load it */ |
fd062c84 DD |
759 | /* convert to entrylo1 */ |
760 | if (small_sequence) | |
761 | UASM_i_ADDIU(p, pte, pte, HPAGE_SIZE >> 7); | |
762 | else | |
763 | UASM_i_ADDU(p, pte, pte, tmp); | |
764 | ||
9b8c3891 | 765 | UASM_i_MTC0(p, pte, C0_ENTRYLO1); /* load it */ |
fd062c84 DD |
766 | } |
767 | ||
078a55fc PG |
768 | static void build_huge_handler_tail(u32 **p, struct uasm_reloc **r, |
769 | struct uasm_label **l, | |
770 | unsigned int pte, | |
771 | unsigned int ptr) | |
fd062c84 DD |
772 | { |
773 | #ifdef CONFIG_SMP | |
774 | UASM_i_SC(p, pte, 0, ptr); | |
775 | uasm_il_beqz(p, r, pte, label_tlb_huge_update); | |
776 | UASM_i_LW(p, pte, 0, ptr); /* Needed because SC killed our PTE */ | |
777 | #else | |
778 | UASM_i_SW(p, pte, 0, ptr); | |
779 | #endif | |
780 | build_huge_update_entries(p, pte, ptr); | |
2c8c53e2 | 781 | build_huge_tlb_write_entry(p, l, r, pte, tlb_indexed, 0); |
fd062c84 | 782 | } |
aa1762f4 | 783 | #endif /* CONFIG_MIPS_HUGE_TLB_SUPPORT */ |
fd062c84 | 784 | |
875d43e7 | 785 | #ifdef CONFIG_64BIT |
1da177e4 LT |
786 | /* |
787 | * TMP and PTR are scratch. | |
788 | * TMP will be clobbered, PTR will hold the pmd entry. | |
789 | */ | |
078a55fc | 790 | static void |
e30ec452 | 791 | build_get_pmde64(u32 **p, struct uasm_label **l, struct uasm_reloc **r, |
1da177e4 LT |
792 | unsigned int tmp, unsigned int ptr) |
793 | { | |
82622284 | 794 | #ifndef CONFIG_MIPS_PGD_C0_CONTEXT |
1da177e4 | 795 | long pgdc = (long)pgd_current; |
82622284 | 796 | #endif |
1da177e4 LT |
797 | /* |
798 | * The vmalloc handling is not in the hotpath. | |
799 | */ | |
e30ec452 | 800 | uasm_i_dmfc0(p, tmp, C0_BADVADDR); |
1ec56329 DD |
801 | |
802 | if (check_for_high_segbits) { | |
803 | /* | |
804 | * The kernel currently implicitely assumes that the | |
805 | * MIPS SEGBITS parameter for the processor is | |
806 | * (PGDIR_SHIFT+PGDIR_BITS) or less, and will never | |
807 | * allocate virtual addresses outside the maximum | |
808 | * range for SEGBITS = (PGDIR_SHIFT+PGDIR_BITS). But | |
809 | * that doesn't prevent user code from accessing the | |
810 | * higher xuseg addresses. Here, we make sure that | |
811 | * everything but the lower xuseg addresses goes down | |
812 | * the module_alloc/vmalloc path. | |
813 | */ | |
814 | uasm_i_dsrl_safe(p, ptr, tmp, PGDIR_SHIFT + PGD_ORDER + PAGE_SHIFT - 3); | |
815 | uasm_il_bnez(p, r, ptr, label_vmalloc); | |
816 | } else { | |
817 | uasm_il_bltz(p, r, tmp, label_vmalloc); | |
818 | } | |
e30ec452 | 819 | /* No uasm_i_nop needed here, since the next insn doesn't touch TMP. */ |
1da177e4 | 820 | |
82622284 | 821 | #ifdef CONFIG_MIPS_PGD_C0_CONTEXT |
3d8bfdd0 DD |
822 | if (pgd_reg != -1) { |
823 | /* pgd is in pgd_reg */ | |
7777b939 | 824 | UASM_i_MFC0(p, ptr, c0_kscratch(), pgd_reg); |
3d8bfdd0 DD |
825 | } else { |
826 | /* | |
827 | * &pgd << 11 stored in CONTEXT [23..63]. | |
828 | */ | |
829 | UASM_i_MFC0(p, ptr, C0_CONTEXT); | |
830 | ||
831 | /* Clear lower 23 bits of context. */ | |
832 | uasm_i_dins(p, ptr, 0, 0, 23); | |
833 | ||
70342287 | 834 | /* 1 0 1 0 1 << 6 xkphys cached */ |
3d8bfdd0 DD |
835 | uasm_i_ori(p, ptr, ptr, 0x540); |
836 | uasm_i_drotr(p, ptr, ptr, 11); | |
837 | } | |
82622284 | 838 | #elif defined(CONFIG_SMP) |
70342287 | 839 | # ifdef CONFIG_MIPS_MT_SMTC |
41c594ab RB |
840 | /* |
841 | * SMTC uses TCBind value as "CPU" index | |
842 | */ | |
e30ec452 | 843 | uasm_i_mfc0(p, ptr, C0_TCBIND); |
3be6022c | 844 | uasm_i_dsrl_safe(p, ptr, ptr, 19); |
41c594ab | 845 | # else |
1da177e4 | 846 | /* |
1b3a6e97 | 847 | * 64 bit SMP running in XKPHYS has smp_processor_id() << 3 |
1da177e4 LT |
848 | * stored in CONTEXT. |
849 | */ | |
e30ec452 | 850 | uasm_i_dmfc0(p, ptr, C0_CONTEXT); |
3be6022c | 851 | uasm_i_dsrl_safe(p, ptr, ptr, 23); |
82622284 | 852 | # endif |
e30ec452 TS |
853 | UASM_i_LA_mostly(p, tmp, pgdc); |
854 | uasm_i_daddu(p, ptr, ptr, tmp); | |
855 | uasm_i_dmfc0(p, tmp, C0_BADVADDR); | |
856 | uasm_i_ld(p, ptr, uasm_rel_lo(pgdc), ptr); | |
1da177e4 | 857 | #else |
e30ec452 TS |
858 | UASM_i_LA_mostly(p, ptr, pgdc); |
859 | uasm_i_ld(p, ptr, uasm_rel_lo(pgdc), ptr); | |
1da177e4 LT |
860 | #endif |
861 | ||
e30ec452 | 862 | uasm_l_vmalloc_done(l, *p); |
242954b5 | 863 | |
3be6022c DD |
864 | /* get pgd offset in bytes */ |
865 | uasm_i_dsrl_safe(p, tmp, tmp, PGDIR_SHIFT - 3); | |
e30ec452 TS |
866 | |
867 | uasm_i_andi(p, tmp, tmp, (PTRS_PER_PGD - 1)<<3); | |
868 | uasm_i_daddu(p, ptr, ptr, tmp); /* add in pgd offset */ | |
325f8a0a | 869 | #ifndef __PAGETABLE_PMD_FOLDED |
e30ec452 TS |
870 | uasm_i_dmfc0(p, tmp, C0_BADVADDR); /* get faulting address */ |
871 | uasm_i_ld(p, ptr, 0, ptr); /* get pmd pointer */ | |
3be6022c | 872 | uasm_i_dsrl_safe(p, tmp, tmp, PMD_SHIFT-3); /* get pmd offset in bytes */ |
e30ec452 TS |
873 | uasm_i_andi(p, tmp, tmp, (PTRS_PER_PMD - 1)<<3); |
874 | uasm_i_daddu(p, ptr, ptr, tmp); /* add in pmd offset */ | |
325f8a0a | 875 | #endif |
1da177e4 LT |
876 | } |
877 | ||
878 | /* | |
879 | * BVADDR is the faulting address, PTR is scratch. | |
880 | * PTR will hold the pgd for vmalloc. | |
881 | */ | |
078a55fc | 882 | static void |
e30ec452 | 883 | build_get_pgd_vmalloc64(u32 **p, struct uasm_label **l, struct uasm_reloc **r, |
1ec56329 DD |
884 | unsigned int bvaddr, unsigned int ptr, |
885 | enum vmalloc64_mode mode) | |
1da177e4 LT |
886 | { |
887 | long swpd = (long)swapper_pg_dir; | |
1ec56329 DD |
888 | int single_insn_swpd; |
889 | int did_vmalloc_branch = 0; | |
890 | ||
891 | single_insn_swpd = uasm_in_compat_space_p(swpd) && !uasm_rel_lo(swpd); | |
1da177e4 | 892 | |
e30ec452 | 893 | uasm_l_vmalloc(l, *p); |
1da177e4 | 894 | |
2c8c53e2 | 895 | if (mode != not_refill && check_for_high_segbits) { |
1ec56329 DD |
896 | if (single_insn_swpd) { |
897 | uasm_il_bltz(p, r, bvaddr, label_vmalloc_done); | |
898 | uasm_i_lui(p, ptr, uasm_rel_hi(swpd)); | |
899 | did_vmalloc_branch = 1; | |
900 | /* fall through */ | |
901 | } else { | |
902 | uasm_il_bgez(p, r, bvaddr, label_large_segbits_fault); | |
903 | } | |
904 | } | |
905 | if (!did_vmalloc_branch) { | |
906 | if (uasm_in_compat_space_p(swpd) && !uasm_rel_lo(swpd)) { | |
907 | uasm_il_b(p, r, label_vmalloc_done); | |
908 | uasm_i_lui(p, ptr, uasm_rel_hi(swpd)); | |
909 | } else { | |
910 | UASM_i_LA_mostly(p, ptr, swpd); | |
911 | uasm_il_b(p, r, label_vmalloc_done); | |
912 | if (uasm_in_compat_space_p(swpd)) | |
913 | uasm_i_addiu(p, ptr, ptr, uasm_rel_lo(swpd)); | |
914 | else | |
915 | uasm_i_daddiu(p, ptr, ptr, uasm_rel_lo(swpd)); | |
916 | } | |
917 | } | |
2c8c53e2 | 918 | if (mode != not_refill && check_for_high_segbits) { |
1ec56329 DD |
919 | uasm_l_large_segbits_fault(l, *p); |
920 | /* | |
921 | * We get here if we are an xsseg address, or if we are | |
922 | * an xuseg address above (PGDIR_SHIFT+PGDIR_BITS) boundary. | |
923 | * | |
924 | * Ignoring xsseg (assume disabled so would generate | |
925 | * (address errors?), the only remaining possibility | |
926 | * is the upper xuseg addresses. On processors with | |
927 | * TLB_SEGBITS <= PGDIR_SHIFT+PGDIR_BITS, these | |
928 | * addresses would have taken an address error. We try | |
929 | * to mimic that here by taking a load/istream page | |
930 | * fault. | |
931 | */ | |
932 | UASM_i_LA(p, ptr, (unsigned long)tlb_do_page_fault_0); | |
933 | uasm_i_jr(p, ptr); | |
2c8c53e2 DD |
934 | |
935 | if (mode == refill_scratch) { | |
0e6ecc1a | 936 | if (scratch_reg >= 0) |
7777b939 | 937 | UASM_i_MFC0(p, 1, c0_kscratch(), scratch_reg); |
2c8c53e2 DD |
938 | else |
939 | UASM_i_LW(p, 1, scratchpad_offset(0), 0); | |
940 | } else { | |
941 | uasm_i_nop(p); | |
942 | } | |
1da177e4 LT |
943 | } |
944 | } | |
945 | ||
875d43e7 | 946 | #else /* !CONFIG_64BIT */ |
1da177e4 LT |
947 | |
948 | /* | |
949 | * TMP and PTR are scratch. | |
950 | * TMP will be clobbered, PTR will hold the pgd entry. | |
951 | */ | |
078a55fc | 952 | static void __maybe_unused |
1da177e4 LT |
953 | build_get_pgde32(u32 **p, unsigned int tmp, unsigned int ptr) |
954 | { | |
955 | long pgdc = (long)pgd_current; | |
956 | ||
957 | /* 32 bit SMP has smp_processor_id() stored in CONTEXT. */ | |
958 | #ifdef CONFIG_SMP | |
70342287 | 959 | #ifdef CONFIG_MIPS_MT_SMTC |
41c594ab RB |
960 | /* |
961 | * SMTC uses TCBind value as "CPU" index | |
962 | */ | |
e30ec452 TS |
963 | uasm_i_mfc0(p, ptr, C0_TCBIND); |
964 | UASM_i_LA_mostly(p, tmp, pgdc); | |
965 | uasm_i_srl(p, ptr, ptr, 19); | |
41c594ab RB |
966 | #else |
967 | /* | |
42a11179 | 968 | * smp_processor_id() << 2 is stored in CONTEXT. |
70342287 | 969 | */ |
e30ec452 TS |
970 | uasm_i_mfc0(p, ptr, C0_CONTEXT); |
971 | UASM_i_LA_mostly(p, tmp, pgdc); | |
972 | uasm_i_srl(p, ptr, ptr, 23); | |
41c594ab | 973 | #endif |
e30ec452 | 974 | uasm_i_addu(p, ptr, tmp, ptr); |
1da177e4 | 975 | #else |
e30ec452 | 976 | UASM_i_LA_mostly(p, ptr, pgdc); |
1da177e4 | 977 | #endif |
e30ec452 TS |
978 | uasm_i_mfc0(p, tmp, C0_BADVADDR); /* get faulting address */ |
979 | uasm_i_lw(p, ptr, uasm_rel_lo(pgdc), ptr); | |
980 | uasm_i_srl(p, tmp, tmp, PGDIR_SHIFT); /* get pgd only bits */ | |
981 | uasm_i_sll(p, tmp, tmp, PGD_T_LOG2); | |
982 | uasm_i_addu(p, ptr, ptr, tmp); /* add in pgd offset */ | |
1da177e4 LT |
983 | } |
984 | ||
875d43e7 | 985 | #endif /* !CONFIG_64BIT */ |
1da177e4 | 986 | |
078a55fc | 987 | static void build_adjust_context(u32 **p, unsigned int ctx) |
1da177e4 | 988 | { |
242954b5 | 989 | unsigned int shift = 4 - (PTE_T_LOG2 + 1) + PAGE_SHIFT - 12; |
1da177e4 LT |
990 | unsigned int mask = (PTRS_PER_PTE / 2 - 1) << (PTE_T_LOG2 + 1); |
991 | ||
10cc3529 | 992 | switch (current_cpu_type()) { |
1da177e4 LT |
993 | case CPU_VR41XX: |
994 | case CPU_VR4111: | |
995 | case CPU_VR4121: | |
996 | case CPU_VR4122: | |
997 | case CPU_VR4131: | |
998 | case CPU_VR4181: | |
999 | case CPU_VR4181A: | |
1000 | case CPU_VR4133: | |
1001 | shift += 2; | |
1002 | break; | |
1003 | ||
1004 | default: | |
1005 | break; | |
1006 | } | |
1007 | ||
1008 | if (shift) | |
e30ec452 TS |
1009 | UASM_i_SRL(p, ctx, ctx, shift); |
1010 | uasm_i_andi(p, ctx, ctx, mask); | |
1da177e4 LT |
1011 | } |
1012 | ||
078a55fc | 1013 | static void build_get_ptep(u32 **p, unsigned int tmp, unsigned int ptr) |
1da177e4 LT |
1014 | { |
1015 | /* | |
1016 | * Bug workaround for the Nevada. It seems as if under certain | |
1017 | * circumstances the move from cp0_context might produce a | |
1018 | * bogus result when the mfc0 instruction and its consumer are | |
1019 | * in a different cacheline or a load instruction, probably any | |
1020 | * memory reference, is between them. | |
1021 | */ | |
10cc3529 | 1022 | switch (current_cpu_type()) { |
1da177e4 | 1023 | case CPU_NEVADA: |
e30ec452 | 1024 | UASM_i_LW(p, ptr, 0, ptr); |
1da177e4 LT |
1025 | GET_CONTEXT(p, tmp); /* get context reg */ |
1026 | break; | |
1027 | ||
1028 | default: | |
1029 | GET_CONTEXT(p, tmp); /* get context reg */ | |
e30ec452 | 1030 | UASM_i_LW(p, ptr, 0, ptr); |
1da177e4 LT |
1031 | break; |
1032 | } | |
1033 | ||
1034 | build_adjust_context(p, tmp); | |
e30ec452 | 1035 | UASM_i_ADDU(p, ptr, ptr, tmp); /* add in offset */ |
1da177e4 LT |
1036 | } |
1037 | ||
078a55fc | 1038 | static void build_update_entries(u32 **p, unsigned int tmp, unsigned int ptep) |
1da177e4 LT |
1039 | { |
1040 | /* | |
1041 | * 64bit address support (36bit on a 32bit CPU) in a 32bit | |
1042 | * Kernel is a special case. Only a few CPUs use it. | |
1043 | */ | |
1044 | #ifdef CONFIG_64BIT_PHYS_ADDR | |
1045 | if (cpu_has_64bits) { | |
e30ec452 TS |
1046 | uasm_i_ld(p, tmp, 0, ptep); /* get even pte */ |
1047 | uasm_i_ld(p, ptep, sizeof(pte_t), ptep); /* get odd pte */ | |
05857c64 | 1048 | if (cpu_has_rixi) { |
748e787e | 1049 | UASM_i_ROTR(p, tmp, tmp, ilog2(_PAGE_GLOBAL)); |
6dd9344c | 1050 | UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */ |
748e787e | 1051 | UASM_i_ROTR(p, ptep, ptep, ilog2(_PAGE_GLOBAL)); |
6dd9344c | 1052 | } else { |
3be6022c | 1053 | uasm_i_dsrl_safe(p, tmp, tmp, ilog2(_PAGE_GLOBAL)); /* convert to entrylo0 */ |
6dd9344c | 1054 | UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */ |
3be6022c | 1055 | uasm_i_dsrl_safe(p, ptep, ptep, ilog2(_PAGE_GLOBAL)); /* convert to entrylo1 */ |
6dd9344c | 1056 | } |
9b8c3891 | 1057 | UASM_i_MTC0(p, ptep, C0_ENTRYLO1); /* load it */ |
1da177e4 LT |
1058 | } else { |
1059 | int pte_off_even = sizeof(pte_t) / 2; | |
1060 | int pte_off_odd = pte_off_even + sizeof(pte_t); | |
1061 | ||
1062 | /* The pte entries are pre-shifted */ | |
e30ec452 | 1063 | uasm_i_lw(p, tmp, pte_off_even, ptep); /* get even pte */ |
9b8c3891 | 1064 | UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */ |
e30ec452 | 1065 | uasm_i_lw(p, ptep, pte_off_odd, ptep); /* get odd pte */ |
9b8c3891 | 1066 | UASM_i_MTC0(p, ptep, C0_ENTRYLO1); /* load it */ |
1da177e4 LT |
1067 | } |
1068 | #else | |
e30ec452 TS |
1069 | UASM_i_LW(p, tmp, 0, ptep); /* get even pte */ |
1070 | UASM_i_LW(p, ptep, sizeof(pte_t), ptep); /* get odd pte */ | |
1da177e4 LT |
1071 | if (r45k_bvahwbug()) |
1072 | build_tlb_probe_entry(p); | |
05857c64 | 1073 | if (cpu_has_rixi) { |
748e787e | 1074 | UASM_i_ROTR(p, tmp, tmp, ilog2(_PAGE_GLOBAL)); |
6dd9344c DD |
1075 | if (r4k_250MHZhwbug()) |
1076 | UASM_i_MTC0(p, 0, C0_ENTRYLO0); | |
1077 | UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */ | |
748e787e | 1078 | UASM_i_ROTR(p, ptep, ptep, ilog2(_PAGE_GLOBAL)); |
6dd9344c DD |
1079 | } else { |
1080 | UASM_i_SRL(p, tmp, tmp, ilog2(_PAGE_GLOBAL)); /* convert to entrylo0 */ | |
1081 | if (r4k_250MHZhwbug()) | |
1082 | UASM_i_MTC0(p, 0, C0_ENTRYLO0); | |
1083 | UASM_i_MTC0(p, tmp, C0_ENTRYLO0); /* load it */ | |
1084 | UASM_i_SRL(p, ptep, ptep, ilog2(_PAGE_GLOBAL)); /* convert to entrylo1 */ | |
1085 | if (r45k_bvahwbug()) | |
1086 | uasm_i_mfc0(p, tmp, C0_INDEX); | |
1087 | } | |
1da177e4 | 1088 | if (r4k_250MHZhwbug()) |
9b8c3891 DD |
1089 | UASM_i_MTC0(p, 0, C0_ENTRYLO1); |
1090 | UASM_i_MTC0(p, ptep, C0_ENTRYLO1); /* load it */ | |
1da177e4 LT |
1091 | #endif |
1092 | } | |
1093 | ||
2c8c53e2 DD |
1094 | struct mips_huge_tlb_info { |
1095 | int huge_pte; | |
1096 | int restore_scratch; | |
1097 | }; | |
1098 | ||
078a55fc | 1099 | static struct mips_huge_tlb_info |
2c8c53e2 DD |
1100 | build_fast_tlb_refill_handler (u32 **p, struct uasm_label **l, |
1101 | struct uasm_reloc **r, unsigned int tmp, | |
7777b939 | 1102 | unsigned int ptr, int c0_scratch_reg) |
2c8c53e2 DD |
1103 | { |
1104 | struct mips_huge_tlb_info rv; | |
1105 | unsigned int even, odd; | |
1106 | int vmalloc_branch_delay_filled = 0; | |
1107 | const int scratch = 1; /* Our extra working register */ | |
1108 | ||
1109 | rv.huge_pte = scratch; | |
1110 | rv.restore_scratch = 0; | |
1111 | ||
1112 | if (check_for_high_segbits) { | |
1113 | UASM_i_MFC0(p, tmp, C0_BADVADDR); | |
1114 | ||
1115 | if (pgd_reg != -1) | |
7777b939 | 1116 | UASM_i_MFC0(p, ptr, c0_kscratch(), pgd_reg); |
2c8c53e2 DD |
1117 | else |
1118 | UASM_i_MFC0(p, ptr, C0_CONTEXT); | |
1119 | ||
7777b939 J |
1120 | if (c0_scratch_reg >= 0) |
1121 | UASM_i_MTC0(p, scratch, c0_kscratch(), c0_scratch_reg); | |
2c8c53e2 DD |
1122 | else |
1123 | UASM_i_SW(p, scratch, scratchpad_offset(0), 0); | |
1124 | ||
1125 | uasm_i_dsrl_safe(p, scratch, tmp, | |
1126 | PGDIR_SHIFT + PGD_ORDER + PAGE_SHIFT - 3); | |
1127 | uasm_il_bnez(p, r, scratch, label_vmalloc); | |
1128 | ||
1129 | if (pgd_reg == -1) { | |
1130 | vmalloc_branch_delay_filled = 1; | |
1131 | /* Clear lower 23 bits of context. */ | |
1132 | uasm_i_dins(p, ptr, 0, 0, 23); | |
1133 | } | |
1134 | } else { | |
1135 | if (pgd_reg != -1) | |
7777b939 | 1136 | UASM_i_MFC0(p, ptr, c0_kscratch(), pgd_reg); |
2c8c53e2 DD |
1137 | else |
1138 | UASM_i_MFC0(p, ptr, C0_CONTEXT); | |
1139 | ||
1140 | UASM_i_MFC0(p, tmp, C0_BADVADDR); | |
1141 | ||
7777b939 J |
1142 | if (c0_scratch_reg >= 0) |
1143 | UASM_i_MTC0(p, scratch, c0_kscratch(), c0_scratch_reg); | |
2c8c53e2 DD |
1144 | else |
1145 | UASM_i_SW(p, scratch, scratchpad_offset(0), 0); | |
1146 | ||
1147 | if (pgd_reg == -1) | |
1148 | /* Clear lower 23 bits of context. */ | |
1149 | uasm_i_dins(p, ptr, 0, 0, 23); | |
1150 | ||
1151 | uasm_il_bltz(p, r, tmp, label_vmalloc); | |
1152 | } | |
1153 | ||
1154 | if (pgd_reg == -1) { | |
1155 | vmalloc_branch_delay_filled = 1; | |
70342287 | 1156 | /* 1 0 1 0 1 << 6 xkphys cached */ |
2c8c53e2 DD |
1157 | uasm_i_ori(p, ptr, ptr, 0x540); |
1158 | uasm_i_drotr(p, ptr, ptr, 11); | |
1159 | } | |
1160 | ||
1161 | #ifdef __PAGETABLE_PMD_FOLDED | |
1162 | #define LOC_PTEP scratch | |
1163 | #else | |
1164 | #define LOC_PTEP ptr | |
1165 | #endif | |
1166 | ||
1167 | if (!vmalloc_branch_delay_filled) | |
1168 | /* get pgd offset in bytes */ | |
1169 | uasm_i_dsrl_safe(p, scratch, tmp, PGDIR_SHIFT - 3); | |
1170 | ||
1171 | uasm_l_vmalloc_done(l, *p); | |
1172 | ||
1173 | /* | |
70342287 RB |
1174 | * tmp ptr |
1175 | * fall-through case = badvaddr *pgd_current | |
1176 | * vmalloc case = badvaddr swapper_pg_dir | |
2c8c53e2 DD |
1177 | */ |
1178 | ||
1179 | if (vmalloc_branch_delay_filled) | |
1180 | /* get pgd offset in bytes */ | |
1181 | uasm_i_dsrl_safe(p, scratch, tmp, PGDIR_SHIFT - 3); | |
1182 | ||
1183 | #ifdef __PAGETABLE_PMD_FOLDED | |
1184 | GET_CONTEXT(p, tmp); /* get context reg */ | |
1185 | #endif | |
1186 | uasm_i_andi(p, scratch, scratch, (PTRS_PER_PGD - 1) << 3); | |
1187 | ||
1188 | if (use_lwx_insns()) { | |
1189 | UASM_i_LWX(p, LOC_PTEP, scratch, ptr); | |
1190 | } else { | |
1191 | uasm_i_daddu(p, ptr, ptr, scratch); /* add in pgd offset */ | |
1192 | uasm_i_ld(p, LOC_PTEP, 0, ptr); /* get pmd pointer */ | |
1193 | } | |
1194 | ||
1195 | #ifndef __PAGETABLE_PMD_FOLDED | |
1196 | /* get pmd offset in bytes */ | |
1197 | uasm_i_dsrl_safe(p, scratch, tmp, PMD_SHIFT - 3); | |
1198 | uasm_i_andi(p, scratch, scratch, (PTRS_PER_PMD - 1) << 3); | |
1199 | GET_CONTEXT(p, tmp); /* get context reg */ | |
1200 | ||
1201 | if (use_lwx_insns()) { | |
1202 | UASM_i_LWX(p, scratch, scratch, ptr); | |
1203 | } else { | |
1204 | uasm_i_daddu(p, ptr, ptr, scratch); /* add in pmd offset */ | |
1205 | UASM_i_LW(p, scratch, 0, ptr); | |
1206 | } | |
1207 | #endif | |
1208 | /* Adjust the context during the load latency. */ | |
1209 | build_adjust_context(p, tmp); | |
1210 | ||
aa1762f4 | 1211 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
2c8c53e2 DD |
1212 | uasm_il_bbit1(p, r, scratch, ilog2(_PAGE_HUGE), label_tlb_huge_update); |
1213 | /* | |
1214 | * The in the LWX case we don't want to do the load in the | |
70342287 | 1215 | * delay slot. It cannot issue in the same cycle and may be |
2c8c53e2 DD |
1216 | * speculative and unneeded. |
1217 | */ | |
1218 | if (use_lwx_insns()) | |
1219 | uasm_i_nop(p); | |
aa1762f4 | 1220 | #endif /* CONFIG_MIPS_HUGE_TLB_SUPPORT */ |
2c8c53e2 DD |
1221 | |
1222 | ||
1223 | /* build_update_entries */ | |
1224 | if (use_lwx_insns()) { | |
1225 | even = ptr; | |
1226 | odd = tmp; | |
1227 | UASM_i_LWX(p, even, scratch, tmp); | |
1228 | UASM_i_ADDIU(p, tmp, tmp, sizeof(pte_t)); | |
1229 | UASM_i_LWX(p, odd, scratch, tmp); | |
1230 | } else { | |
1231 | UASM_i_ADDU(p, ptr, scratch, tmp); /* add in offset */ | |
1232 | even = tmp; | |
1233 | odd = ptr; | |
1234 | UASM_i_LW(p, even, 0, ptr); /* get even pte */ | |
1235 | UASM_i_LW(p, odd, sizeof(pte_t), ptr); /* get odd pte */ | |
1236 | } | |
05857c64 | 1237 | if (cpu_has_rixi) { |
748e787e | 1238 | uasm_i_drotr(p, even, even, ilog2(_PAGE_GLOBAL)); |
2c8c53e2 | 1239 | UASM_i_MTC0(p, even, C0_ENTRYLO0); /* load it */ |
748e787e | 1240 | uasm_i_drotr(p, odd, odd, ilog2(_PAGE_GLOBAL)); |
2c8c53e2 DD |
1241 | } else { |
1242 | uasm_i_dsrl_safe(p, even, even, ilog2(_PAGE_GLOBAL)); | |
1243 | UASM_i_MTC0(p, even, C0_ENTRYLO0); /* load it */ | |
1244 | uasm_i_dsrl_safe(p, odd, odd, ilog2(_PAGE_GLOBAL)); | |
1245 | } | |
1246 | UASM_i_MTC0(p, odd, C0_ENTRYLO1); /* load it */ | |
1247 | ||
7777b939 J |
1248 | if (c0_scratch_reg >= 0) { |
1249 | UASM_i_MFC0(p, scratch, c0_kscratch(), c0_scratch_reg); | |
2c8c53e2 DD |
1250 | build_tlb_write_entry(p, l, r, tlb_random); |
1251 | uasm_l_leave(l, *p); | |
1252 | rv.restore_scratch = 1; | |
1253 | } else if (PAGE_SHIFT == 14 || PAGE_SHIFT == 13) { | |
1254 | build_tlb_write_entry(p, l, r, tlb_random); | |
1255 | uasm_l_leave(l, *p); | |
1256 | UASM_i_LW(p, scratch, scratchpad_offset(0), 0); | |
1257 | } else { | |
1258 | UASM_i_LW(p, scratch, scratchpad_offset(0), 0); | |
1259 | build_tlb_write_entry(p, l, r, tlb_random); | |
1260 | uasm_l_leave(l, *p); | |
1261 | rv.restore_scratch = 1; | |
1262 | } | |
1263 | ||
1264 | uasm_i_eret(p); /* return from trap */ | |
1265 | ||
1266 | return rv; | |
1267 | } | |
1268 | ||
e6f72d3a DD |
1269 | /* |
1270 | * For a 64-bit kernel, we are using the 64-bit XTLB refill exception | |
1271 | * because EXL == 0. If we wrap, we can also use the 32 instruction | |
1272 | * slots before the XTLB refill exception handler which belong to the | |
1273 | * unused TLB refill exception. | |
1274 | */ | |
1275 | #define MIPS64_REFILL_INSNS 32 | |
1276 | ||
078a55fc | 1277 | static void build_r4000_tlb_refill_handler(void) |
1da177e4 LT |
1278 | { |
1279 | u32 *p = tlb_handler; | |
e30ec452 TS |
1280 | struct uasm_label *l = labels; |
1281 | struct uasm_reloc *r = relocs; | |
1da177e4 LT |
1282 | u32 *f; |
1283 | unsigned int final_len; | |
4a9040f4 RB |
1284 | struct mips_huge_tlb_info htlb_info __maybe_unused; |
1285 | enum vmalloc64_mode vmalloc_mode __maybe_unused; | |
1da177e4 LT |
1286 | |
1287 | memset(tlb_handler, 0, sizeof(tlb_handler)); | |
1288 | memset(labels, 0, sizeof(labels)); | |
1289 | memset(relocs, 0, sizeof(relocs)); | |
1290 | memset(final_handler, 0, sizeof(final_handler)); | |
1291 | ||
0e6ecc1a | 1292 | if ((scratch_reg >= 0 || scratchpad_available()) && use_bbit_insns()) { |
2c8c53e2 DD |
1293 | htlb_info = build_fast_tlb_refill_handler(&p, &l, &r, K0, K1, |
1294 | scratch_reg); | |
1295 | vmalloc_mode = refill_scratch; | |
1296 | } else { | |
1297 | htlb_info.huge_pte = K0; | |
1298 | htlb_info.restore_scratch = 0; | |
1299 | vmalloc_mode = refill_noscratch; | |
1300 | /* | |
1301 | * create the plain linear handler | |
1302 | */ | |
1303 | if (bcm1250_m3_war()) { | |
1304 | unsigned int segbits = 44; | |
1305 | ||
1306 | uasm_i_dmfc0(&p, K0, C0_BADVADDR); | |
1307 | uasm_i_dmfc0(&p, K1, C0_ENTRYHI); | |
1308 | uasm_i_xor(&p, K0, K0, K1); | |
1309 | uasm_i_dsrl_safe(&p, K1, K0, 62); | |
1310 | uasm_i_dsrl_safe(&p, K0, K0, 12 + 1); | |
1311 | uasm_i_dsll_safe(&p, K0, K0, 64 + 12 + 1 - segbits); | |
1312 | uasm_i_or(&p, K0, K0, K1); | |
1313 | uasm_il_bnez(&p, &r, K0, label_leave); | |
1314 | /* No need for uasm_i_nop */ | |
1315 | } | |
1da177e4 | 1316 | |
875d43e7 | 1317 | #ifdef CONFIG_64BIT |
2c8c53e2 | 1318 | build_get_pmde64(&p, &l, &r, K0, K1); /* get pmd in K1 */ |
1da177e4 | 1319 | #else |
2c8c53e2 | 1320 | build_get_pgde32(&p, K0, K1); /* get pgd in K1 */ |
1da177e4 LT |
1321 | #endif |
1322 | ||
aa1762f4 | 1323 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
2c8c53e2 | 1324 | build_is_huge_pte(&p, &r, K0, K1, label_tlb_huge_update); |
fd062c84 DD |
1325 | #endif |
1326 | ||
2c8c53e2 DD |
1327 | build_get_ptep(&p, K0, K1); |
1328 | build_update_entries(&p, K0, K1); | |
1329 | build_tlb_write_entry(&p, &l, &r, tlb_random); | |
1330 | uasm_l_leave(&l, p); | |
1331 | uasm_i_eret(&p); /* return from trap */ | |
1332 | } | |
aa1762f4 | 1333 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
fd062c84 | 1334 | uasm_l_tlb_huge_update(&l, p); |
2c8c53e2 DD |
1335 | build_huge_update_entries(&p, htlb_info.huge_pte, K1); |
1336 | build_huge_tlb_write_entry(&p, &l, &r, K0, tlb_random, | |
1337 | htlb_info.restore_scratch); | |
fd062c84 DD |
1338 | #endif |
1339 | ||
875d43e7 | 1340 | #ifdef CONFIG_64BIT |
2c8c53e2 | 1341 | build_get_pgd_vmalloc64(&p, &l, &r, K0, K1, vmalloc_mode); |
1da177e4 LT |
1342 | #endif |
1343 | ||
1344 | /* | |
1345 | * Overflow check: For the 64bit handler, we need at least one | |
1346 | * free instruction slot for the wrap-around branch. In worst | |
1347 | * case, if the intended insertion point is a delay slot, we | |
4b3f686d | 1348 | * need three, with the second nop'ed and the third being |
1da177e4 LT |
1349 | * unused. |
1350 | */ | |
2a21c730 FZ |
1351 | /* Loongson2 ebase is different than r4k, we have more space */ |
1352 | #if defined(CONFIG_32BIT) || defined(CONFIG_CPU_LOONGSON2) | |
1da177e4 LT |
1353 | if ((p - tlb_handler) > 64) |
1354 | panic("TLB refill handler space exceeded"); | |
1355 | #else | |
e6f72d3a DD |
1356 | if (((p - tlb_handler) > (MIPS64_REFILL_INSNS * 2) - 1) |
1357 | || (((p - tlb_handler) > (MIPS64_REFILL_INSNS * 2) - 3) | |
1358 | && uasm_insn_has_bdelay(relocs, | |
1359 | tlb_handler + MIPS64_REFILL_INSNS - 3))) | |
1da177e4 LT |
1360 | panic("TLB refill handler space exceeded"); |
1361 | #endif | |
1362 | ||
1363 | /* | |
1364 | * Now fold the handler in the TLB refill handler space. | |
1365 | */ | |
2a21c730 | 1366 | #if defined(CONFIG_32BIT) || defined(CONFIG_CPU_LOONGSON2) |
1da177e4 LT |
1367 | f = final_handler; |
1368 | /* Simplest case, just copy the handler. */ | |
e30ec452 | 1369 | uasm_copy_handler(relocs, labels, tlb_handler, p, f); |
1da177e4 | 1370 | final_len = p - tlb_handler; |
875d43e7 | 1371 | #else /* CONFIG_64BIT */ |
e6f72d3a DD |
1372 | f = final_handler + MIPS64_REFILL_INSNS; |
1373 | if ((p - tlb_handler) <= MIPS64_REFILL_INSNS) { | |
1da177e4 | 1374 | /* Just copy the handler. */ |
e30ec452 | 1375 | uasm_copy_handler(relocs, labels, tlb_handler, p, f); |
1da177e4 LT |
1376 | final_len = p - tlb_handler; |
1377 | } else { | |
aa1762f4 | 1378 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
fd062c84 | 1379 | const enum label_id ls = label_tlb_huge_update; |
95affdda DD |
1380 | #else |
1381 | const enum label_id ls = label_vmalloc; | |
1382 | #endif | |
1383 | u32 *split; | |
1384 | int ov = 0; | |
1385 | int i; | |
1386 | ||
1387 | for (i = 0; i < ARRAY_SIZE(labels) && labels[i].lab != ls; i++) | |
1388 | ; | |
1389 | BUG_ON(i == ARRAY_SIZE(labels)); | |
1390 | split = labels[i].addr; | |
1da177e4 LT |
1391 | |
1392 | /* | |
95affdda | 1393 | * See if we have overflown one way or the other. |
1da177e4 | 1394 | */ |
95affdda DD |
1395 | if (split > tlb_handler + MIPS64_REFILL_INSNS || |
1396 | split < p - MIPS64_REFILL_INSNS) | |
1397 | ov = 1; | |
1398 | ||
1399 | if (ov) { | |
1400 | /* | |
1401 | * Split two instructions before the end. One | |
1402 | * for the branch and one for the instruction | |
1403 | * in the delay slot. | |
1404 | */ | |
1405 | split = tlb_handler + MIPS64_REFILL_INSNS - 2; | |
1406 | ||
1407 | /* | |
1408 | * If the branch would fall in a delay slot, | |
1409 | * we must back up an additional instruction | |
1410 | * so that it is no longer in a delay slot. | |
1411 | */ | |
1412 | if (uasm_insn_has_bdelay(relocs, split - 1)) | |
1413 | split--; | |
1414 | } | |
1da177e4 | 1415 | /* Copy first part of the handler. */ |
e30ec452 | 1416 | uasm_copy_handler(relocs, labels, tlb_handler, split, f); |
1da177e4 LT |
1417 | f += split - tlb_handler; |
1418 | ||
95affdda DD |
1419 | if (ov) { |
1420 | /* Insert branch. */ | |
1421 | uasm_l_split(&l, final_handler); | |
1422 | uasm_il_b(&f, &r, label_split); | |
1423 | if (uasm_insn_has_bdelay(relocs, split)) | |
1424 | uasm_i_nop(&f); | |
1425 | else { | |
1426 | uasm_copy_handler(relocs, labels, | |
1427 | split, split + 1, f); | |
1428 | uasm_move_labels(labels, f, f + 1, -1); | |
1429 | f++; | |
1430 | split++; | |
1431 | } | |
1da177e4 LT |
1432 | } |
1433 | ||
1434 | /* Copy the rest of the handler. */ | |
e30ec452 | 1435 | uasm_copy_handler(relocs, labels, split, p, final_handler); |
e6f72d3a DD |
1436 | final_len = (f - (final_handler + MIPS64_REFILL_INSNS)) + |
1437 | (p - split); | |
1da177e4 | 1438 | } |
875d43e7 | 1439 | #endif /* CONFIG_64BIT */ |
1da177e4 | 1440 | |
e30ec452 TS |
1441 | uasm_resolve_relocs(relocs, labels); |
1442 | pr_debug("Wrote TLB refill handler (%u instructions).\n", | |
1443 | final_len); | |
1da177e4 | 1444 | |
91b05e67 | 1445 | memcpy((void *)ebase, final_handler, 0x100); |
92b1e6a6 | 1446 | |
a2c763e0 | 1447 | dump_handler("r4000_tlb_refill", (u32 *)ebase, 64); |
1da177e4 LT |
1448 | } |
1449 | ||
6ba045f9 J |
1450 | extern u32 handle_tlbl[], handle_tlbl_end[]; |
1451 | extern u32 handle_tlbs[], handle_tlbs_end[]; | |
1452 | extern u32 handle_tlbm[], handle_tlbm_end[]; | |
1da177e4 | 1453 | |
3d8bfdd0 | 1454 | #ifdef CONFIG_MIPS_PGD_C0_CONTEXT |
6ba045f9 | 1455 | extern u32 tlbmiss_handler_setup_pgd[], tlbmiss_handler_setup_pgd_end[]; |
3d8bfdd0 | 1456 | |
078a55fc | 1457 | static void build_r4000_setup_pgd(void) |
3d8bfdd0 DD |
1458 | { |
1459 | const int a0 = 4; | |
1460 | const int a1 = 5; | |
38a997a7 | 1461 | u32 *p = tlbmiss_handler_setup_pgd; |
6ba045f9 J |
1462 | const int tlbmiss_handler_setup_pgd_size = |
1463 | tlbmiss_handler_setup_pgd_end - tlbmiss_handler_setup_pgd; | |
3d8bfdd0 DD |
1464 | struct uasm_label *l = labels; |
1465 | struct uasm_reloc *r = relocs; | |
1466 | ||
6ba045f9 J |
1467 | memset(tlbmiss_handler_setup_pgd, 0, tlbmiss_handler_setup_pgd_size * |
1468 | sizeof(tlbmiss_handler_setup_pgd[0])); | |
3d8bfdd0 DD |
1469 | memset(labels, 0, sizeof(labels)); |
1470 | memset(relocs, 0, sizeof(relocs)); | |
1471 | ||
1472 | pgd_reg = allocate_kscratch(); | |
1473 | ||
1474 | if (pgd_reg == -1) { | |
1475 | /* PGD << 11 in c0_Context */ | |
1476 | /* | |
1477 | * If it is a ckseg0 address, convert to a physical | |
1478 | * address. Shifting right by 29 and adding 4 will | |
1479 | * result in zero for these addresses. | |
1480 | * | |
1481 | */ | |
1482 | UASM_i_SRA(&p, a1, a0, 29); | |
1483 | UASM_i_ADDIU(&p, a1, a1, 4); | |
1484 | uasm_il_bnez(&p, &r, a1, label_tlbl_goaround1); | |
1485 | uasm_i_nop(&p); | |
1486 | uasm_i_dinsm(&p, a0, 0, 29, 64 - 29); | |
1487 | uasm_l_tlbl_goaround1(&l, p); | |
1488 | UASM_i_SLL(&p, a0, a0, 11); | |
1489 | uasm_i_jr(&p, 31); | |
1490 | UASM_i_MTC0(&p, a0, C0_CONTEXT); | |
1491 | } else { | |
1492 | /* PGD in c0_KScratch */ | |
1493 | uasm_i_jr(&p, 31); | |
7777b939 | 1494 | UASM_i_MTC0(&p, a0, c0_kscratch(), pgd_reg); |
3d8bfdd0 | 1495 | } |
6ba045f9 J |
1496 | if (p >= tlbmiss_handler_setup_pgd_end) |
1497 | panic("tlbmiss_handler_setup_pgd space exceeded"); | |
1498 | ||
3d8bfdd0 | 1499 | uasm_resolve_relocs(relocs, labels); |
6ba045f9 J |
1500 | pr_debug("Wrote tlbmiss_handler_setup_pgd (%u instructions).\n", |
1501 | (unsigned int)(p - tlbmiss_handler_setup_pgd)); | |
3d8bfdd0 | 1502 | |
6ba045f9 J |
1503 | dump_handler("tlbmiss_handler", tlbmiss_handler_setup_pgd, |
1504 | tlbmiss_handler_setup_pgd_size); | |
3d8bfdd0 DD |
1505 | } |
1506 | #endif | |
1da177e4 | 1507 | |
078a55fc | 1508 | static void |
bd1437e4 | 1509 | iPTE_LW(u32 **p, unsigned int pte, unsigned int ptr) |
1da177e4 LT |
1510 | { |
1511 | #ifdef CONFIG_SMP | |
1512 | # ifdef CONFIG_64BIT_PHYS_ADDR | |
1513 | if (cpu_has_64bits) | |
e30ec452 | 1514 | uasm_i_lld(p, pte, 0, ptr); |
1da177e4 LT |
1515 | else |
1516 | # endif | |
e30ec452 | 1517 | UASM_i_LL(p, pte, 0, ptr); |
1da177e4 LT |
1518 | #else |
1519 | # ifdef CONFIG_64BIT_PHYS_ADDR | |
1520 | if (cpu_has_64bits) | |
e30ec452 | 1521 | uasm_i_ld(p, pte, 0, ptr); |
1da177e4 LT |
1522 | else |
1523 | # endif | |
e30ec452 | 1524 | UASM_i_LW(p, pte, 0, ptr); |
1da177e4 LT |
1525 | #endif |
1526 | } | |
1527 | ||
078a55fc | 1528 | static void |
e30ec452 | 1529 | iPTE_SW(u32 **p, struct uasm_reloc **r, unsigned int pte, unsigned int ptr, |
63b2d2f4 | 1530 | unsigned int mode) |
1da177e4 | 1531 | { |
63b2d2f4 TS |
1532 | #ifdef CONFIG_64BIT_PHYS_ADDR |
1533 | unsigned int hwmode = mode & (_PAGE_VALID | _PAGE_DIRTY); | |
1534 | #endif | |
1535 | ||
e30ec452 | 1536 | uasm_i_ori(p, pte, pte, mode); |
1da177e4 LT |
1537 | #ifdef CONFIG_SMP |
1538 | # ifdef CONFIG_64BIT_PHYS_ADDR | |
1539 | if (cpu_has_64bits) | |
e30ec452 | 1540 | uasm_i_scd(p, pte, 0, ptr); |
1da177e4 LT |
1541 | else |
1542 | # endif | |
e30ec452 | 1543 | UASM_i_SC(p, pte, 0, ptr); |
1da177e4 LT |
1544 | |
1545 | if (r10000_llsc_war()) | |
e30ec452 | 1546 | uasm_il_beqzl(p, r, pte, label_smp_pgtable_change); |
1da177e4 | 1547 | else |
e30ec452 | 1548 | uasm_il_beqz(p, r, pte, label_smp_pgtable_change); |
1da177e4 LT |
1549 | |
1550 | # ifdef CONFIG_64BIT_PHYS_ADDR | |
1551 | if (!cpu_has_64bits) { | |
e30ec452 TS |
1552 | /* no uasm_i_nop needed */ |
1553 | uasm_i_ll(p, pte, sizeof(pte_t) / 2, ptr); | |
1554 | uasm_i_ori(p, pte, pte, hwmode); | |
1555 | uasm_i_sc(p, pte, sizeof(pte_t) / 2, ptr); | |
1556 | uasm_il_beqz(p, r, pte, label_smp_pgtable_change); | |
1557 | /* no uasm_i_nop needed */ | |
1558 | uasm_i_lw(p, pte, 0, ptr); | |
1da177e4 | 1559 | } else |
e30ec452 | 1560 | uasm_i_nop(p); |
1da177e4 | 1561 | # else |
e30ec452 | 1562 | uasm_i_nop(p); |
1da177e4 LT |
1563 | # endif |
1564 | #else | |
1565 | # ifdef CONFIG_64BIT_PHYS_ADDR | |
1566 | if (cpu_has_64bits) | |
e30ec452 | 1567 | uasm_i_sd(p, pte, 0, ptr); |
1da177e4 LT |
1568 | else |
1569 | # endif | |
e30ec452 | 1570 | UASM_i_SW(p, pte, 0, ptr); |
1da177e4 LT |
1571 | |
1572 | # ifdef CONFIG_64BIT_PHYS_ADDR | |
1573 | if (!cpu_has_64bits) { | |
e30ec452 TS |
1574 | uasm_i_lw(p, pte, sizeof(pte_t) / 2, ptr); |
1575 | uasm_i_ori(p, pte, pte, hwmode); | |
1576 | uasm_i_sw(p, pte, sizeof(pte_t) / 2, ptr); | |
1577 | uasm_i_lw(p, pte, 0, ptr); | |
1da177e4 LT |
1578 | } |
1579 | # endif | |
1580 | #endif | |
1581 | } | |
1582 | ||
1583 | /* | |
1584 | * Check if PTE is present, if not then jump to LABEL. PTR points to | |
1585 | * the page table where this PTE is located, PTE will be re-loaded | |
1586 | * with it's original value. | |
1587 | */ | |
078a55fc | 1588 | static void |
bd1437e4 | 1589 | build_pte_present(u32 **p, struct uasm_reloc **r, |
bf28607f | 1590 | int pte, int ptr, int scratch, enum label_id lid) |
1da177e4 | 1591 | { |
bf28607f DD |
1592 | int t = scratch >= 0 ? scratch : pte; |
1593 | ||
05857c64 | 1594 | if (cpu_has_rixi) { |
cc33ae43 DD |
1595 | if (use_bbit_insns()) { |
1596 | uasm_il_bbit0(p, r, pte, ilog2(_PAGE_PRESENT), lid); | |
1597 | uasm_i_nop(p); | |
1598 | } else { | |
bf28607f DD |
1599 | uasm_i_andi(p, t, pte, _PAGE_PRESENT); |
1600 | uasm_il_beqz(p, r, t, lid); | |
1601 | if (pte == t) | |
1602 | /* You lose the SMP race :-(*/ | |
1603 | iPTE_LW(p, pte, ptr); | |
cc33ae43 | 1604 | } |
6dd9344c | 1605 | } else { |
bf28607f DD |
1606 | uasm_i_andi(p, t, pte, _PAGE_PRESENT | _PAGE_READ); |
1607 | uasm_i_xori(p, t, t, _PAGE_PRESENT | _PAGE_READ); | |
1608 | uasm_il_bnez(p, r, t, lid); | |
1609 | if (pte == t) | |
1610 | /* You lose the SMP race :-(*/ | |
1611 | iPTE_LW(p, pte, ptr); | |
6dd9344c | 1612 | } |
1da177e4 LT |
1613 | } |
1614 | ||
1615 | /* Make PTE valid, store result in PTR. */ | |
078a55fc | 1616 | static void |
e30ec452 | 1617 | build_make_valid(u32 **p, struct uasm_reloc **r, unsigned int pte, |
1da177e4 LT |
1618 | unsigned int ptr) |
1619 | { | |
63b2d2f4 TS |
1620 | unsigned int mode = _PAGE_VALID | _PAGE_ACCESSED; |
1621 | ||
1622 | iPTE_SW(p, r, pte, ptr, mode); | |
1da177e4 LT |
1623 | } |
1624 | ||
1625 | /* | |
1626 | * Check if PTE can be written to, if not branch to LABEL. Regardless | |
1627 | * restore PTE with value from PTR when done. | |
1628 | */ | |
078a55fc | 1629 | static void |
bd1437e4 | 1630 | build_pte_writable(u32 **p, struct uasm_reloc **r, |
bf28607f DD |
1631 | unsigned int pte, unsigned int ptr, int scratch, |
1632 | enum label_id lid) | |
1da177e4 | 1633 | { |
bf28607f DD |
1634 | int t = scratch >= 0 ? scratch : pte; |
1635 | ||
1636 | uasm_i_andi(p, t, pte, _PAGE_PRESENT | _PAGE_WRITE); | |
1637 | uasm_i_xori(p, t, t, _PAGE_PRESENT | _PAGE_WRITE); | |
1638 | uasm_il_bnez(p, r, t, lid); | |
1639 | if (pte == t) | |
1640 | /* You lose the SMP race :-(*/ | |
cc33ae43 | 1641 | iPTE_LW(p, pte, ptr); |
bf28607f DD |
1642 | else |
1643 | uasm_i_nop(p); | |
1da177e4 LT |
1644 | } |
1645 | ||
1646 | /* Make PTE writable, update software status bits as well, then store | |
1647 | * at PTR. | |
1648 | */ | |
078a55fc | 1649 | static void |
e30ec452 | 1650 | build_make_write(u32 **p, struct uasm_reloc **r, unsigned int pte, |
1da177e4 LT |
1651 | unsigned int ptr) |
1652 | { | |
63b2d2f4 TS |
1653 | unsigned int mode = (_PAGE_ACCESSED | _PAGE_MODIFIED | _PAGE_VALID |
1654 | | _PAGE_DIRTY); | |
1655 | ||
1656 | iPTE_SW(p, r, pte, ptr, mode); | |
1da177e4 LT |
1657 | } |
1658 | ||
1659 | /* | |
1660 | * Check if PTE can be modified, if not branch to LABEL. Regardless | |
1661 | * restore PTE with value from PTR when done. | |
1662 | */ | |
078a55fc | 1663 | static void |
bd1437e4 | 1664 | build_pte_modifiable(u32 **p, struct uasm_reloc **r, |
bf28607f DD |
1665 | unsigned int pte, unsigned int ptr, int scratch, |
1666 | enum label_id lid) | |
1da177e4 | 1667 | { |
cc33ae43 DD |
1668 | if (use_bbit_insns()) { |
1669 | uasm_il_bbit0(p, r, pte, ilog2(_PAGE_WRITE), lid); | |
1670 | uasm_i_nop(p); | |
1671 | } else { | |
bf28607f DD |
1672 | int t = scratch >= 0 ? scratch : pte; |
1673 | uasm_i_andi(p, t, pte, _PAGE_WRITE); | |
1674 | uasm_il_beqz(p, r, t, lid); | |
1675 | if (pte == t) | |
1676 | /* You lose the SMP race :-(*/ | |
1677 | iPTE_LW(p, pte, ptr); | |
cc33ae43 | 1678 | } |
1da177e4 LT |
1679 | } |
1680 | ||
82622284 | 1681 | #ifndef CONFIG_MIPS_PGD_C0_CONTEXT |
3d8bfdd0 DD |
1682 | |
1683 | ||
1da177e4 LT |
1684 | /* |
1685 | * R3000 style TLB load/store/modify handlers. | |
1686 | */ | |
1687 | ||
fded2e50 MR |
1688 | /* |
1689 | * This places the pte into ENTRYLO0 and writes it with tlbwi. | |
1690 | * Then it returns. | |
1691 | */ | |
078a55fc | 1692 | static void |
fded2e50 | 1693 | build_r3000_pte_reload_tlbwi(u32 **p, unsigned int pte, unsigned int tmp) |
1da177e4 | 1694 | { |
e30ec452 TS |
1695 | uasm_i_mtc0(p, pte, C0_ENTRYLO0); /* cp0 delay */ |
1696 | uasm_i_mfc0(p, tmp, C0_EPC); /* cp0 delay */ | |
1697 | uasm_i_tlbwi(p); | |
1698 | uasm_i_jr(p, tmp); | |
1699 | uasm_i_rfe(p); /* branch delay */ | |
1da177e4 LT |
1700 | } |
1701 | ||
1702 | /* | |
fded2e50 MR |
1703 | * This places the pte into ENTRYLO0 and writes it with tlbwi |
1704 | * or tlbwr as appropriate. This is because the index register | |
1705 | * may have the probe fail bit set as a result of a trap on a | |
1706 | * kseg2 access, i.e. without refill. Then it returns. | |
1da177e4 | 1707 | */ |
078a55fc | 1708 | static void |
e30ec452 TS |
1709 | build_r3000_tlb_reload_write(u32 **p, struct uasm_label **l, |
1710 | struct uasm_reloc **r, unsigned int pte, | |
1711 | unsigned int tmp) | |
1712 | { | |
1713 | uasm_i_mfc0(p, tmp, C0_INDEX); | |
1714 | uasm_i_mtc0(p, pte, C0_ENTRYLO0); /* cp0 delay */ | |
1715 | uasm_il_bltz(p, r, tmp, label_r3000_write_probe_fail); /* cp0 delay */ | |
1716 | uasm_i_mfc0(p, tmp, C0_EPC); /* branch delay */ | |
1717 | uasm_i_tlbwi(p); /* cp0 delay */ | |
1718 | uasm_i_jr(p, tmp); | |
1719 | uasm_i_rfe(p); /* branch delay */ | |
1720 | uasm_l_r3000_write_probe_fail(l, *p); | |
1721 | uasm_i_tlbwr(p); /* cp0 delay */ | |
1722 | uasm_i_jr(p, tmp); | |
1723 | uasm_i_rfe(p); /* branch delay */ | |
1da177e4 LT |
1724 | } |
1725 | ||
078a55fc | 1726 | static void |
1da177e4 LT |
1727 | build_r3000_tlbchange_handler_head(u32 **p, unsigned int pte, |
1728 | unsigned int ptr) | |
1729 | { | |
1730 | long pgdc = (long)pgd_current; | |
1731 | ||
e30ec452 TS |
1732 | uasm_i_mfc0(p, pte, C0_BADVADDR); |
1733 | uasm_i_lui(p, ptr, uasm_rel_hi(pgdc)); /* cp0 delay */ | |
1734 | uasm_i_lw(p, ptr, uasm_rel_lo(pgdc), ptr); | |
1735 | uasm_i_srl(p, pte, pte, 22); /* load delay */ | |
1736 | uasm_i_sll(p, pte, pte, 2); | |
1737 | uasm_i_addu(p, ptr, ptr, pte); | |
1738 | uasm_i_mfc0(p, pte, C0_CONTEXT); | |
1739 | uasm_i_lw(p, ptr, 0, ptr); /* cp0 delay */ | |
1740 | uasm_i_andi(p, pte, pte, 0xffc); /* load delay */ | |
1741 | uasm_i_addu(p, ptr, ptr, pte); | |
1742 | uasm_i_lw(p, pte, 0, ptr); | |
1743 | uasm_i_tlbp(p); /* load delay */ | |
1da177e4 LT |
1744 | } |
1745 | ||
078a55fc | 1746 | static void build_r3000_tlb_load_handler(void) |
1da177e4 LT |
1747 | { |
1748 | u32 *p = handle_tlbl; | |
6ba045f9 | 1749 | const int handle_tlbl_size = handle_tlbl_end - handle_tlbl; |
e30ec452 TS |
1750 | struct uasm_label *l = labels; |
1751 | struct uasm_reloc *r = relocs; | |
1da177e4 | 1752 | |
6ba045f9 | 1753 | memset(handle_tlbl, 0, handle_tlbl_size * sizeof(handle_tlbl[0])); |
1da177e4 LT |
1754 | memset(labels, 0, sizeof(labels)); |
1755 | memset(relocs, 0, sizeof(relocs)); | |
1756 | ||
1757 | build_r3000_tlbchange_handler_head(&p, K0, K1); | |
bf28607f | 1758 | build_pte_present(&p, &r, K0, K1, -1, label_nopage_tlbl); |
e30ec452 | 1759 | uasm_i_nop(&p); /* load delay */ |
1da177e4 | 1760 | build_make_valid(&p, &r, K0, K1); |
fded2e50 | 1761 | build_r3000_tlb_reload_write(&p, &l, &r, K0, K1); |
1da177e4 | 1762 | |
e30ec452 TS |
1763 | uasm_l_nopage_tlbl(&l, p); |
1764 | uasm_i_j(&p, (unsigned long)tlb_do_page_fault_0 & 0x0fffffff); | |
1765 | uasm_i_nop(&p); | |
1da177e4 | 1766 | |
6ba045f9 | 1767 | if (p >= handle_tlbl_end) |
1da177e4 LT |
1768 | panic("TLB load handler fastpath space exceeded"); |
1769 | ||
e30ec452 TS |
1770 | uasm_resolve_relocs(relocs, labels); |
1771 | pr_debug("Wrote TLB load handler fastpath (%u instructions).\n", | |
1772 | (unsigned int)(p - handle_tlbl)); | |
1da177e4 | 1773 | |
6ba045f9 | 1774 | dump_handler("r3000_tlb_load", handle_tlbl, handle_tlbl_size); |
1da177e4 LT |
1775 | } |
1776 | ||
078a55fc | 1777 | static void build_r3000_tlb_store_handler(void) |
1da177e4 LT |
1778 | { |
1779 | u32 *p = handle_tlbs; | |
6ba045f9 | 1780 | const int handle_tlbs_size = handle_tlbs_end - handle_tlbs; |
e30ec452 TS |
1781 | struct uasm_label *l = labels; |
1782 | struct uasm_reloc *r = relocs; | |
1da177e4 | 1783 | |
6ba045f9 | 1784 | memset(handle_tlbs, 0, handle_tlbs_size * sizeof(handle_tlbs[0])); |
1da177e4 LT |
1785 | memset(labels, 0, sizeof(labels)); |
1786 | memset(relocs, 0, sizeof(relocs)); | |
1787 | ||
1788 | build_r3000_tlbchange_handler_head(&p, K0, K1); | |
bf28607f | 1789 | build_pte_writable(&p, &r, K0, K1, -1, label_nopage_tlbs); |
e30ec452 | 1790 | uasm_i_nop(&p); /* load delay */ |
1da177e4 | 1791 | build_make_write(&p, &r, K0, K1); |
fded2e50 | 1792 | build_r3000_tlb_reload_write(&p, &l, &r, K0, K1); |
1da177e4 | 1793 | |
e30ec452 TS |
1794 | uasm_l_nopage_tlbs(&l, p); |
1795 | uasm_i_j(&p, (unsigned long)tlb_do_page_fault_1 & 0x0fffffff); | |
1796 | uasm_i_nop(&p); | |
1da177e4 | 1797 | |
afc813ae | 1798 | if (p >= handle_tlbs_end) |
1da177e4 LT |
1799 | panic("TLB store handler fastpath space exceeded"); |
1800 | ||
e30ec452 TS |
1801 | uasm_resolve_relocs(relocs, labels); |
1802 | pr_debug("Wrote TLB store handler fastpath (%u instructions).\n", | |
1803 | (unsigned int)(p - handle_tlbs)); | |
1da177e4 | 1804 | |
6ba045f9 | 1805 | dump_handler("r3000_tlb_store", handle_tlbs, handle_tlbs_size); |
1da177e4 LT |
1806 | } |
1807 | ||
078a55fc | 1808 | static void build_r3000_tlb_modify_handler(void) |
1da177e4 LT |
1809 | { |
1810 | u32 *p = handle_tlbm; | |
6ba045f9 | 1811 | const int handle_tlbm_size = handle_tlbm_end - handle_tlbm; |
e30ec452 TS |
1812 | struct uasm_label *l = labels; |
1813 | struct uasm_reloc *r = relocs; | |
1da177e4 | 1814 | |
6ba045f9 | 1815 | memset(handle_tlbm, 0, handle_tlbm_size * sizeof(handle_tlbm[0])); |
1da177e4 LT |
1816 | memset(labels, 0, sizeof(labels)); |
1817 | memset(relocs, 0, sizeof(relocs)); | |
1818 | ||
1819 | build_r3000_tlbchange_handler_head(&p, K0, K1); | |
d954ffe3 | 1820 | build_pte_modifiable(&p, &r, K0, K1, -1, label_nopage_tlbm); |
e30ec452 | 1821 | uasm_i_nop(&p); /* load delay */ |
1da177e4 | 1822 | build_make_write(&p, &r, K0, K1); |
fded2e50 | 1823 | build_r3000_pte_reload_tlbwi(&p, K0, K1); |
1da177e4 | 1824 | |
e30ec452 TS |
1825 | uasm_l_nopage_tlbm(&l, p); |
1826 | uasm_i_j(&p, (unsigned long)tlb_do_page_fault_1 & 0x0fffffff); | |
1827 | uasm_i_nop(&p); | |
1da177e4 | 1828 | |
6ba045f9 | 1829 | if (p >= handle_tlbm_end) |
1da177e4 LT |
1830 | panic("TLB modify handler fastpath space exceeded"); |
1831 | ||
e30ec452 TS |
1832 | uasm_resolve_relocs(relocs, labels); |
1833 | pr_debug("Wrote TLB modify handler fastpath (%u instructions).\n", | |
1834 | (unsigned int)(p - handle_tlbm)); | |
1da177e4 | 1835 | |
6ba045f9 | 1836 | dump_handler("r3000_tlb_modify", handle_tlbm, handle_tlbm_size); |
1da177e4 | 1837 | } |
82622284 | 1838 | #endif /* CONFIG_MIPS_PGD_C0_CONTEXT */ |
1da177e4 LT |
1839 | |
1840 | /* | |
1841 | * R4000 style TLB load/store/modify handlers. | |
1842 | */ | |
078a55fc | 1843 | static struct work_registers |
e30ec452 | 1844 | build_r4000_tlbchange_handler_head(u32 **p, struct uasm_label **l, |
bf28607f | 1845 | struct uasm_reloc **r) |
1da177e4 | 1846 | { |
bf28607f DD |
1847 | struct work_registers wr = build_get_work_registers(p); |
1848 | ||
875d43e7 | 1849 | #ifdef CONFIG_64BIT |
bf28607f | 1850 | build_get_pmde64(p, l, r, wr.r1, wr.r2); /* get pmd in ptr */ |
1da177e4 | 1851 | #else |
bf28607f | 1852 | build_get_pgde32(p, wr.r1, wr.r2); /* get pgd in ptr */ |
1da177e4 LT |
1853 | #endif |
1854 | ||
aa1762f4 | 1855 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
fd062c84 DD |
1856 | /* |
1857 | * For huge tlb entries, pmd doesn't contain an address but | |
1858 | * instead contains the tlb pte. Check the PAGE_HUGE bit and | |
1859 | * see if we need to jump to huge tlb processing. | |
1860 | */ | |
bf28607f | 1861 | build_is_huge_pte(p, r, wr.r1, wr.r2, label_tlb_huge_update); |
fd062c84 DD |
1862 | #endif |
1863 | ||
bf28607f DD |
1864 | UASM_i_MFC0(p, wr.r1, C0_BADVADDR); |
1865 | UASM_i_LW(p, wr.r2, 0, wr.r2); | |
1866 | UASM_i_SRL(p, wr.r1, wr.r1, PAGE_SHIFT + PTE_ORDER - PTE_T_LOG2); | |
1867 | uasm_i_andi(p, wr.r1, wr.r1, (PTRS_PER_PTE - 1) << PTE_T_LOG2); | |
1868 | UASM_i_ADDU(p, wr.r2, wr.r2, wr.r1); | |
1da177e4 LT |
1869 | |
1870 | #ifdef CONFIG_SMP | |
e30ec452 TS |
1871 | uasm_l_smp_pgtable_change(l, *p); |
1872 | #endif | |
bf28607f | 1873 | iPTE_LW(p, wr.r1, wr.r2); /* get even pte */ |
8df5beac MR |
1874 | if (!m4kc_tlbp_war()) |
1875 | build_tlb_probe_entry(p); | |
bf28607f | 1876 | return wr; |
1da177e4 LT |
1877 | } |
1878 | ||
078a55fc | 1879 | static void |
e30ec452 TS |
1880 | build_r4000_tlbchange_handler_tail(u32 **p, struct uasm_label **l, |
1881 | struct uasm_reloc **r, unsigned int tmp, | |
1da177e4 LT |
1882 | unsigned int ptr) |
1883 | { | |
e30ec452 TS |
1884 | uasm_i_ori(p, ptr, ptr, sizeof(pte_t)); |
1885 | uasm_i_xori(p, ptr, ptr, sizeof(pte_t)); | |
1da177e4 LT |
1886 | build_update_entries(p, tmp, ptr); |
1887 | build_tlb_write_entry(p, l, r, tlb_indexed); | |
e30ec452 | 1888 | uasm_l_leave(l, *p); |
bf28607f | 1889 | build_restore_work_registers(p); |
e30ec452 | 1890 | uasm_i_eret(p); /* return from trap */ |
1da177e4 | 1891 | |
875d43e7 | 1892 | #ifdef CONFIG_64BIT |
1ec56329 | 1893 | build_get_pgd_vmalloc64(p, l, r, tmp, ptr, not_refill); |
1da177e4 LT |
1894 | #endif |
1895 | } | |
1896 | ||
078a55fc | 1897 | static void build_r4000_tlb_load_handler(void) |
1da177e4 LT |
1898 | { |
1899 | u32 *p = handle_tlbl; | |
6ba045f9 | 1900 | const int handle_tlbl_size = handle_tlbl_end - handle_tlbl; |
e30ec452 TS |
1901 | struct uasm_label *l = labels; |
1902 | struct uasm_reloc *r = relocs; | |
bf28607f | 1903 | struct work_registers wr; |
1da177e4 | 1904 | |
6ba045f9 | 1905 | memset(handle_tlbl, 0, handle_tlbl_size * sizeof(handle_tlbl[0])); |
1da177e4 LT |
1906 | memset(labels, 0, sizeof(labels)); |
1907 | memset(relocs, 0, sizeof(relocs)); | |
1908 | ||
1909 | if (bcm1250_m3_war()) { | |
3d45285d RB |
1910 | unsigned int segbits = 44; |
1911 | ||
1912 | uasm_i_dmfc0(&p, K0, C0_BADVADDR); | |
1913 | uasm_i_dmfc0(&p, K1, C0_ENTRYHI); | |
e30ec452 | 1914 | uasm_i_xor(&p, K0, K0, K1); |
3be6022c DD |
1915 | uasm_i_dsrl_safe(&p, K1, K0, 62); |
1916 | uasm_i_dsrl_safe(&p, K0, K0, 12 + 1); | |
1917 | uasm_i_dsll_safe(&p, K0, K0, 64 + 12 + 1 - segbits); | |
3d45285d | 1918 | uasm_i_or(&p, K0, K0, K1); |
e30ec452 TS |
1919 | uasm_il_bnez(&p, &r, K0, label_leave); |
1920 | /* No need for uasm_i_nop */ | |
1da177e4 LT |
1921 | } |
1922 | ||
bf28607f DD |
1923 | wr = build_r4000_tlbchange_handler_head(&p, &l, &r); |
1924 | build_pte_present(&p, &r, wr.r1, wr.r2, wr.r3, label_nopage_tlbl); | |
8df5beac MR |
1925 | if (m4kc_tlbp_war()) |
1926 | build_tlb_probe_entry(&p); | |
6dd9344c | 1927 | |
05857c64 | 1928 | if (cpu_has_rixi) { |
6dd9344c DD |
1929 | /* |
1930 | * If the page is not _PAGE_VALID, RI or XI could not | |
1931 | * have triggered it. Skip the expensive test.. | |
1932 | */ | |
cc33ae43 | 1933 | if (use_bbit_insns()) { |
bf28607f | 1934 | uasm_il_bbit0(&p, &r, wr.r1, ilog2(_PAGE_VALID), |
cc33ae43 DD |
1935 | label_tlbl_goaround1); |
1936 | } else { | |
bf28607f DD |
1937 | uasm_i_andi(&p, wr.r3, wr.r1, _PAGE_VALID); |
1938 | uasm_il_beqz(&p, &r, wr.r3, label_tlbl_goaround1); | |
cc33ae43 | 1939 | } |
6dd9344c DD |
1940 | uasm_i_nop(&p); |
1941 | ||
1942 | uasm_i_tlbr(&p); | |
73acc7df RB |
1943 | |
1944 | switch (current_cpu_type()) { | |
1945 | default: | |
1946 | if (cpu_has_mips_r2) { | |
1947 | uasm_i_ehb(&p); | |
1948 | ||
1949 | case CPU_CAVIUM_OCTEON: | |
1950 | case CPU_CAVIUM_OCTEON_PLUS: | |
1951 | case CPU_CAVIUM_OCTEON2: | |
1952 | break; | |
1953 | } | |
1954 | } | |
1955 | ||
6dd9344c | 1956 | /* Examine entrylo 0 or 1 based on ptr. */ |
cc33ae43 | 1957 | if (use_bbit_insns()) { |
bf28607f | 1958 | uasm_i_bbit0(&p, wr.r2, ilog2(sizeof(pte_t)), 8); |
cc33ae43 | 1959 | } else { |
bf28607f DD |
1960 | uasm_i_andi(&p, wr.r3, wr.r2, sizeof(pte_t)); |
1961 | uasm_i_beqz(&p, wr.r3, 8); | |
cc33ae43 | 1962 | } |
bf28607f DD |
1963 | /* load it in the delay slot*/ |
1964 | UASM_i_MFC0(&p, wr.r3, C0_ENTRYLO0); | |
1965 | /* load it if ptr is odd */ | |
1966 | UASM_i_MFC0(&p, wr.r3, C0_ENTRYLO1); | |
6dd9344c | 1967 | /* |
bf28607f | 1968 | * If the entryLo (now in wr.r3) is valid (bit 1), RI or |
6dd9344c DD |
1969 | * XI must have triggered it. |
1970 | */ | |
cc33ae43 | 1971 | if (use_bbit_insns()) { |
bf28607f DD |
1972 | uasm_il_bbit1(&p, &r, wr.r3, 1, label_nopage_tlbl); |
1973 | uasm_i_nop(&p); | |
cc33ae43 DD |
1974 | uasm_l_tlbl_goaround1(&l, p); |
1975 | } else { | |
bf28607f DD |
1976 | uasm_i_andi(&p, wr.r3, wr.r3, 2); |
1977 | uasm_il_bnez(&p, &r, wr.r3, label_nopage_tlbl); | |
1978 | uasm_i_nop(&p); | |
cc33ae43 | 1979 | } |
bf28607f | 1980 | uasm_l_tlbl_goaround1(&l, p); |
6dd9344c | 1981 | } |
bf28607f DD |
1982 | build_make_valid(&p, &r, wr.r1, wr.r2); |
1983 | build_r4000_tlbchange_handler_tail(&p, &l, &r, wr.r1, wr.r2); | |
1da177e4 | 1984 | |
aa1762f4 | 1985 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
fd062c84 DD |
1986 | /* |
1987 | * This is the entry point when build_r4000_tlbchange_handler_head | |
1988 | * spots a huge page. | |
1989 | */ | |
1990 | uasm_l_tlb_huge_update(&l, p); | |
bf28607f DD |
1991 | iPTE_LW(&p, wr.r1, wr.r2); |
1992 | build_pte_present(&p, &r, wr.r1, wr.r2, wr.r3, label_nopage_tlbl); | |
fd062c84 | 1993 | build_tlb_probe_entry(&p); |
6dd9344c | 1994 | |
05857c64 | 1995 | if (cpu_has_rixi) { |
6dd9344c DD |
1996 | /* |
1997 | * If the page is not _PAGE_VALID, RI or XI could not | |
1998 | * have triggered it. Skip the expensive test.. | |
1999 | */ | |
cc33ae43 | 2000 | if (use_bbit_insns()) { |
bf28607f | 2001 | uasm_il_bbit0(&p, &r, wr.r1, ilog2(_PAGE_VALID), |
cc33ae43 DD |
2002 | label_tlbl_goaround2); |
2003 | } else { | |
bf28607f DD |
2004 | uasm_i_andi(&p, wr.r3, wr.r1, _PAGE_VALID); |
2005 | uasm_il_beqz(&p, &r, wr.r3, label_tlbl_goaround2); | |
cc33ae43 | 2006 | } |
6dd9344c DD |
2007 | uasm_i_nop(&p); |
2008 | ||
2009 | uasm_i_tlbr(&p); | |
73acc7df RB |
2010 | |
2011 | switch (current_cpu_type()) { | |
2012 | default: | |
2013 | if (cpu_has_mips_r2) { | |
2014 | uasm_i_ehb(&p); | |
2015 | ||
2016 | case CPU_CAVIUM_OCTEON: | |
2017 | case CPU_CAVIUM_OCTEON_PLUS: | |
2018 | case CPU_CAVIUM_OCTEON2: | |
2019 | break; | |
2020 | } | |
2021 | } | |
2022 | ||
6dd9344c | 2023 | /* Examine entrylo 0 or 1 based on ptr. */ |
cc33ae43 | 2024 | if (use_bbit_insns()) { |
bf28607f | 2025 | uasm_i_bbit0(&p, wr.r2, ilog2(sizeof(pte_t)), 8); |
cc33ae43 | 2026 | } else { |
bf28607f DD |
2027 | uasm_i_andi(&p, wr.r3, wr.r2, sizeof(pte_t)); |
2028 | uasm_i_beqz(&p, wr.r3, 8); | |
cc33ae43 | 2029 | } |
bf28607f DD |
2030 | /* load it in the delay slot*/ |
2031 | UASM_i_MFC0(&p, wr.r3, C0_ENTRYLO0); | |
2032 | /* load it if ptr is odd */ | |
2033 | UASM_i_MFC0(&p, wr.r3, C0_ENTRYLO1); | |
6dd9344c | 2034 | /* |
bf28607f | 2035 | * If the entryLo (now in wr.r3) is valid (bit 1), RI or |
6dd9344c DD |
2036 | * XI must have triggered it. |
2037 | */ | |
cc33ae43 | 2038 | if (use_bbit_insns()) { |
bf28607f | 2039 | uasm_il_bbit0(&p, &r, wr.r3, 1, label_tlbl_goaround2); |
cc33ae43 | 2040 | } else { |
bf28607f DD |
2041 | uasm_i_andi(&p, wr.r3, wr.r3, 2); |
2042 | uasm_il_beqz(&p, &r, wr.r3, label_tlbl_goaround2); | |
cc33ae43 | 2043 | } |
0f4ccbc8 DD |
2044 | if (PM_DEFAULT_MASK == 0) |
2045 | uasm_i_nop(&p); | |
6dd9344c DD |
2046 | /* |
2047 | * We clobbered C0_PAGEMASK, restore it. On the other branch | |
2048 | * it is restored in build_huge_tlb_write_entry. | |
2049 | */ | |
bf28607f | 2050 | build_restore_pagemask(&p, &r, wr.r3, label_nopage_tlbl, 0); |
6dd9344c DD |
2051 | |
2052 | uasm_l_tlbl_goaround2(&l, p); | |
2053 | } | |
bf28607f DD |
2054 | uasm_i_ori(&p, wr.r1, wr.r1, (_PAGE_ACCESSED | _PAGE_VALID)); |
2055 | build_huge_handler_tail(&p, &r, &l, wr.r1, wr.r2); | |
fd062c84 DD |
2056 | #endif |
2057 | ||
e30ec452 | 2058 | uasm_l_nopage_tlbl(&l, p); |
bf28607f | 2059 | build_restore_work_registers(&p); |
2a0b24f5 SH |
2060 | #ifdef CONFIG_CPU_MICROMIPS |
2061 | if ((unsigned long)tlb_do_page_fault_0 & 1) { | |
2062 | uasm_i_lui(&p, K0, uasm_rel_hi((long)tlb_do_page_fault_0)); | |
2063 | uasm_i_addiu(&p, K0, K0, uasm_rel_lo((long)tlb_do_page_fault_0)); | |
2064 | uasm_i_jr(&p, K0); | |
2065 | } else | |
2066 | #endif | |
e30ec452 TS |
2067 | uasm_i_j(&p, (unsigned long)tlb_do_page_fault_0 & 0x0fffffff); |
2068 | uasm_i_nop(&p); | |
1da177e4 | 2069 | |
6ba045f9 | 2070 | if (p >= handle_tlbl_end) |
1da177e4 LT |
2071 | panic("TLB load handler fastpath space exceeded"); |
2072 | ||
e30ec452 TS |
2073 | uasm_resolve_relocs(relocs, labels); |
2074 | pr_debug("Wrote TLB load handler fastpath (%u instructions).\n", | |
2075 | (unsigned int)(p - handle_tlbl)); | |
1da177e4 | 2076 | |
6ba045f9 | 2077 | dump_handler("r4000_tlb_load", handle_tlbl, handle_tlbl_size); |
1da177e4 LT |
2078 | } |
2079 | ||
078a55fc | 2080 | static void build_r4000_tlb_store_handler(void) |
1da177e4 LT |
2081 | { |
2082 | u32 *p = handle_tlbs; | |
6ba045f9 | 2083 | const int handle_tlbs_size = handle_tlbs_end - handle_tlbs; |
e30ec452 TS |
2084 | struct uasm_label *l = labels; |
2085 | struct uasm_reloc *r = relocs; | |
bf28607f | 2086 | struct work_registers wr; |
1da177e4 | 2087 | |
6ba045f9 | 2088 | memset(handle_tlbs, 0, handle_tlbs_size * sizeof(handle_tlbs[0])); |
1da177e4 LT |
2089 | memset(labels, 0, sizeof(labels)); |
2090 | memset(relocs, 0, sizeof(relocs)); | |
2091 | ||
bf28607f DD |
2092 | wr = build_r4000_tlbchange_handler_head(&p, &l, &r); |
2093 | build_pte_writable(&p, &r, wr.r1, wr.r2, wr.r3, label_nopage_tlbs); | |
8df5beac MR |
2094 | if (m4kc_tlbp_war()) |
2095 | build_tlb_probe_entry(&p); | |
bf28607f DD |
2096 | build_make_write(&p, &r, wr.r1, wr.r2); |
2097 | build_r4000_tlbchange_handler_tail(&p, &l, &r, wr.r1, wr.r2); | |
1da177e4 | 2098 | |
aa1762f4 | 2099 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
fd062c84 DD |
2100 | /* |
2101 | * This is the entry point when | |
2102 | * build_r4000_tlbchange_handler_head spots a huge page. | |
2103 | */ | |
2104 | uasm_l_tlb_huge_update(&l, p); | |
bf28607f DD |
2105 | iPTE_LW(&p, wr.r1, wr.r2); |
2106 | build_pte_writable(&p, &r, wr.r1, wr.r2, wr.r3, label_nopage_tlbs); | |
fd062c84 | 2107 | build_tlb_probe_entry(&p); |
bf28607f | 2108 | uasm_i_ori(&p, wr.r1, wr.r1, |
fd062c84 | 2109 | _PAGE_ACCESSED | _PAGE_MODIFIED | _PAGE_VALID | _PAGE_DIRTY); |
bf28607f | 2110 | build_huge_handler_tail(&p, &r, &l, wr.r1, wr.r2); |
fd062c84 DD |
2111 | #endif |
2112 | ||
e30ec452 | 2113 | uasm_l_nopage_tlbs(&l, p); |
bf28607f | 2114 | build_restore_work_registers(&p); |
2a0b24f5 SH |
2115 | #ifdef CONFIG_CPU_MICROMIPS |
2116 | if ((unsigned long)tlb_do_page_fault_1 & 1) { | |
2117 | uasm_i_lui(&p, K0, uasm_rel_hi((long)tlb_do_page_fault_1)); | |
2118 | uasm_i_addiu(&p, K0, K0, uasm_rel_lo((long)tlb_do_page_fault_1)); | |
2119 | uasm_i_jr(&p, K0); | |
2120 | } else | |
2121 | #endif | |
e30ec452 TS |
2122 | uasm_i_j(&p, (unsigned long)tlb_do_page_fault_1 & 0x0fffffff); |
2123 | uasm_i_nop(&p); | |
1da177e4 | 2124 | |
6ba045f9 | 2125 | if (p >= handle_tlbs_end) |
1da177e4 LT |
2126 | panic("TLB store handler fastpath space exceeded"); |
2127 | ||
e30ec452 TS |
2128 | uasm_resolve_relocs(relocs, labels); |
2129 | pr_debug("Wrote TLB store handler fastpath (%u instructions).\n", | |
2130 | (unsigned int)(p - handle_tlbs)); | |
1da177e4 | 2131 | |
6ba045f9 | 2132 | dump_handler("r4000_tlb_store", handle_tlbs, handle_tlbs_size); |
1da177e4 LT |
2133 | } |
2134 | ||
078a55fc | 2135 | static void build_r4000_tlb_modify_handler(void) |
1da177e4 LT |
2136 | { |
2137 | u32 *p = handle_tlbm; | |
6ba045f9 | 2138 | const int handle_tlbm_size = handle_tlbm_end - handle_tlbm; |
e30ec452 TS |
2139 | struct uasm_label *l = labels; |
2140 | struct uasm_reloc *r = relocs; | |
bf28607f | 2141 | struct work_registers wr; |
1da177e4 | 2142 | |
6ba045f9 | 2143 | memset(handle_tlbm, 0, handle_tlbm_size * sizeof(handle_tlbm[0])); |
1da177e4 LT |
2144 | memset(labels, 0, sizeof(labels)); |
2145 | memset(relocs, 0, sizeof(relocs)); | |
2146 | ||
bf28607f DD |
2147 | wr = build_r4000_tlbchange_handler_head(&p, &l, &r); |
2148 | build_pte_modifiable(&p, &r, wr.r1, wr.r2, wr.r3, label_nopage_tlbm); | |
8df5beac MR |
2149 | if (m4kc_tlbp_war()) |
2150 | build_tlb_probe_entry(&p); | |
1da177e4 | 2151 | /* Present and writable bits set, set accessed and dirty bits. */ |
bf28607f DD |
2152 | build_make_write(&p, &r, wr.r1, wr.r2); |
2153 | build_r4000_tlbchange_handler_tail(&p, &l, &r, wr.r1, wr.r2); | |
1da177e4 | 2154 | |
aa1762f4 | 2155 | #ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT |
fd062c84 DD |
2156 | /* |
2157 | * This is the entry point when | |
2158 | * build_r4000_tlbchange_handler_head spots a huge page. | |
2159 | */ | |
2160 | uasm_l_tlb_huge_update(&l, p); | |
bf28607f DD |
2161 | iPTE_LW(&p, wr.r1, wr.r2); |
2162 | build_pte_modifiable(&p, &r, wr.r1, wr.r2, wr.r3, label_nopage_tlbm); | |
fd062c84 | 2163 | build_tlb_probe_entry(&p); |
bf28607f | 2164 | uasm_i_ori(&p, wr.r1, wr.r1, |
fd062c84 | 2165 | _PAGE_ACCESSED | _PAGE_MODIFIED | _PAGE_VALID | _PAGE_DIRTY); |
bf28607f | 2166 | build_huge_handler_tail(&p, &r, &l, wr.r1, wr.r2); |
fd062c84 DD |
2167 | #endif |
2168 | ||
e30ec452 | 2169 | uasm_l_nopage_tlbm(&l, p); |
bf28607f | 2170 | build_restore_work_registers(&p); |
2a0b24f5 SH |
2171 | #ifdef CONFIG_CPU_MICROMIPS |
2172 | if ((unsigned long)tlb_do_page_fault_1 & 1) { | |
2173 | uasm_i_lui(&p, K0, uasm_rel_hi((long)tlb_do_page_fault_1)); | |
2174 | uasm_i_addiu(&p, K0, K0, uasm_rel_lo((long)tlb_do_page_fault_1)); | |
2175 | uasm_i_jr(&p, K0); | |
2176 | } else | |
2177 | #endif | |
e30ec452 TS |
2178 | uasm_i_j(&p, (unsigned long)tlb_do_page_fault_1 & 0x0fffffff); |
2179 | uasm_i_nop(&p); | |
1da177e4 | 2180 | |
6ba045f9 | 2181 | if (p >= handle_tlbm_end) |
1da177e4 LT |
2182 | panic("TLB modify handler fastpath space exceeded"); |
2183 | ||
e30ec452 TS |
2184 | uasm_resolve_relocs(relocs, labels); |
2185 | pr_debug("Wrote TLB modify handler fastpath (%u instructions).\n", | |
2186 | (unsigned int)(p - handle_tlbm)); | |
115f2a44 | 2187 | |
6ba045f9 | 2188 | dump_handler("r4000_tlb_modify", handle_tlbm, handle_tlbm_size); |
1da177e4 LT |
2189 | } |
2190 | ||
078a55fc | 2191 | static void flush_tlb_handlers(void) |
a3d9086b JG |
2192 | { |
2193 | local_flush_icache_range((unsigned long)handle_tlbl, | |
6ac5310e | 2194 | (unsigned long)handle_tlbl_end); |
a3d9086b | 2195 | local_flush_icache_range((unsigned long)handle_tlbs, |
6ac5310e | 2196 | (unsigned long)handle_tlbs_end); |
a3d9086b | 2197 | local_flush_icache_range((unsigned long)handle_tlbm, |
6ac5310e | 2198 | (unsigned long)handle_tlbm_end); |
a3d9086b | 2199 | #ifdef CONFIG_MIPS_PGD_C0_CONTEXT |
6ac5310e RB |
2200 | local_flush_icache_range((unsigned long)tlbmiss_handler_setup_pgd, |
2201 | (unsigned long)tlbmiss_handler_setup_pgd_end); | |
a3d9086b JG |
2202 | #endif |
2203 | } | |
2204 | ||
078a55fc | 2205 | void build_tlb_refill_handler(void) |
1da177e4 LT |
2206 | { |
2207 | /* | |
2208 | * The refill handler is generated per-CPU, multi-node systems | |
2209 | * may have local storage for it. The other handlers are only | |
2210 | * needed once. | |
2211 | */ | |
2212 | static int run_once = 0; | |
2213 | ||
a2c763e0 RB |
2214 | output_pgtable_bits_defines(); |
2215 | ||
1ec56329 DD |
2216 | #ifdef CONFIG_64BIT |
2217 | check_for_high_segbits = current_cpu_data.vmbits > (PGDIR_SHIFT + PGD_ORDER + PAGE_SHIFT - 3); | |
2218 | #endif | |
2219 | ||
10cc3529 | 2220 | switch (current_cpu_type()) { |
1da177e4 LT |
2221 | case CPU_R2000: |
2222 | case CPU_R3000: | |
2223 | case CPU_R3000A: | |
2224 | case CPU_R3081E: | |
2225 | case CPU_TX3912: | |
2226 | case CPU_TX3922: | |
2227 | case CPU_TX3927: | |
82622284 | 2228 | #ifndef CONFIG_MIPS_PGD_C0_CONTEXT |
8759934e HC |
2229 | if (cpu_has_local_ebase) |
2230 | build_r3000_tlb_refill_handler(); | |
1da177e4 | 2231 | if (!run_once) { |
8759934e HC |
2232 | if (!cpu_has_local_ebase) |
2233 | build_r3000_tlb_refill_handler(); | |
1da177e4 LT |
2234 | build_r3000_tlb_load_handler(); |
2235 | build_r3000_tlb_store_handler(); | |
2236 | build_r3000_tlb_modify_handler(); | |
a3d9086b | 2237 | flush_tlb_handlers(); |
1da177e4 LT |
2238 | run_once++; |
2239 | } | |
82622284 DD |
2240 | #else |
2241 | panic("No R3000 TLB refill handler"); | |
2242 | #endif | |
1da177e4 LT |
2243 | break; |
2244 | ||
2245 | case CPU_R6000: | |
2246 | case CPU_R6000A: | |
2247 | panic("No R6000 TLB refill handler yet"); | |
2248 | break; | |
2249 | ||
2250 | case CPU_R8000: | |
2251 | panic("No R8000 TLB refill handler yet"); | |
2252 | break; | |
2253 | ||
2254 | default: | |
1da177e4 | 2255 | if (!run_once) { |
bf28607f | 2256 | scratch_reg = allocate_kscratch(); |
3d8bfdd0 DD |
2257 | #ifdef CONFIG_MIPS_PGD_C0_CONTEXT |
2258 | build_r4000_setup_pgd(); | |
2259 | #endif | |
1da177e4 LT |
2260 | build_r4000_tlb_load_handler(); |
2261 | build_r4000_tlb_store_handler(); | |
2262 | build_r4000_tlb_modify_handler(); | |
8759934e HC |
2263 | if (!cpu_has_local_ebase) |
2264 | build_r4000_tlb_refill_handler(); | |
a3d9086b | 2265 | flush_tlb_handlers(); |
1da177e4 LT |
2266 | run_once++; |
2267 | } | |
8759934e HC |
2268 | if (cpu_has_local_ebase) |
2269 | build_r4000_tlb_refill_handler(); | |
1da177e4 LT |
2270 | } |
2271 | } |