Merge remote-tracking branch 'md/for-next'
[deliverable/linux.git] / arch / xtensa / Kconfig
CommitLineData
66701b14 1config ZONE_DMA
35f9cd08 2 def_bool y
66701b14 3
8e1a6dd2 4config XTENSA
35f9cd08 5 def_bool y
8f371c75 6 select ARCH_WANT_FRAME_POINTERS
e969161b 7 select ARCH_WANT_IPC_PARSE_VERSION
25df8198 8 select BUILDTIME_EXTABLE_SORT
3e41f9ba 9 select CLONE_BACKWARDS
920f8a39
MF
10 select COMMON_CLK
11 select GENERIC_ATOMIC64
12 select GENERIC_CLOCKEVENTS
13 select GENERIC_IRQ_SHOW
14 select GENERIC_PCI_IOMAP
15 select GENERIC_SCHED_CLOCK
0e46c111 16 select HAVE_DEBUG_KMEMLEAK
c75959a6 17 select HAVE_DMA_API_DEBUG
5f56a5df 18 select HAVE_EXIT_THREAD
478ba61a 19 select HAVE_FUNCTION_TRACER
d951ba21 20 select HAVE_FUTEX_CMPXCHG if !MMU
c91e02bd 21 select HAVE_HW_BREAKPOINT if PERF_EVENTS
496543c4 22 select HAVE_IRQ_TIME_ACCOUNTING
0e46c111 23 select HAVE_MEMBLOCK
920f8a39 24 select HAVE_OPROFILE
a6f3eefa 25 select HAVE_PERF_EVENTS
920f8a39
MF
26 select IRQ_DOMAIN
27 select MODULES_USE_ELF_RELA
0e46c111 28 select NO_BOOTMEM
db8165f5 29 select PERF_USE_VMALLOC
920f8a39 30 select VIRT_TO_BUS
8e1a6dd2
CZ
31 help
32 Xtensa processors are 32-bit RISC machines designed by Tensilica
33 primarily for embedded systems. These processors are both
34 configurable and extensible. The Linux port to the Xtensa
35 architecture supports all processor configurations and extensions,
36 with reasonable minimum requirements. The Xtensa Linux project has
0ada4490 37 a home page at <http://www.linux-xtensa.org/>.
8e1a6dd2 38
8e1a6dd2 39config RWSEM_XCHGADD_ALGORITHM
35f9cd08 40 def_bool y
8e1a6dd2 41
d4337aa5 42config GENERIC_HWEIGHT
35f9cd08 43 def_bool y
d4337aa5 44
f0d1b0b3 45config ARCH_HAS_ILOG2_U32
35f9cd08 46 def_bool n
f0d1b0b3
DH
47
48config ARCH_HAS_ILOG2_U64
35f9cd08 49 def_bool n
f0d1b0b3 50
ce816fa8 51config NO_IOPORT_MAP
d046f77e 52 def_bool n
5ea81769 53
bdc80787
PA
54config HZ
55 int
56 default 100
57
8e1a6dd2 58source "init/Kconfig"
dc52ddc0 59source "kernel/Kconfig.freezer"
8e1a6dd2 60
8f371c75
MF
61config LOCKDEP_SUPPORT
62 def_bool y
63
3e4196a5
MF
64config STACKTRACE_SUPPORT
65 def_bool y
66
c92931b2
MF
67config TRACE_IRQFLAGS_SUPPORT
68 def_bool y
69
35f9cd08 70config MMU
de7c1c78 71 def_bool n
35f9cd08 72
4c0d2141
JW
73config VARIANT_IRQ_SWITCH
74 def_bool n
75
a1a2bdec
BS
76config HAVE_XTENSA_GPIO32
77 def_bool n
78
8e1a6dd2
CZ
79menu "Processor type and features"
80
81choice
82 prompt "Xtensa Processor Configuration"
173d6681 83 default XTENSA_VARIANT_FSF
8e1a6dd2 84
173d6681 85config XTENSA_VARIANT_FSF
0025427e 86 bool "fsf - default (not generic) configuration"
35f9cd08 87 select MMU
0025427e
CZ
88
89config XTENSA_VARIANT_DC232B
90 bool "dc232b - Diamond 232L Standard Core Rev.B (LE)"
35f9cd08 91 select MMU
a1a2bdec 92 select HAVE_XTENSA_GPIO32
0025427e 93 help
35f9cd08 94 This variant refers to Tensilica's Diamond 232L Standard core Rev.B (LE).
000af2c5 95
d0b73b48
PD
96config XTENSA_VARIANT_DC233C
97 bool "dc233c - Diamond 233L Standard Core Rev.C (LE)"
98 select MMU
a1a2bdec 99 select HAVE_XTENSA_GPIO32
d0b73b48
PD
100 help
101 This variant refers to Tensilica's Diamond 233L Standard core Rev.C (LE).
102
420ae951
MF
103config XTENSA_VARIANT_CUSTOM
104 bool "Custom Xtensa processor configuration"
420ae951
MF
105 select HAVE_XTENSA_GPIO32
106 help
107 Select this variant to use a custom Xtensa processor configuration.
108 You will be prompted for a processor variant CORENAME.
8e1a6dd2
CZ
109endchoice
110
420ae951
MF
111config XTENSA_VARIANT_CUSTOM_NAME
112 string "Xtensa Processor Custom Core Variant Name"
113 depends on XTENSA_VARIANT_CUSTOM
114 help
115 Provide the name of a custom Xtensa processor variant.
116 This CORENAME selects arch/xtensa/variant/CORENAME.
117 Dont forget you have to select MMU if you have one.
118
119config XTENSA_VARIANT_NAME
120 string
121 default "dc232b" if XTENSA_VARIANT_DC232B
122 default "dc233c" if XTENSA_VARIANT_DC233C
123 default "fsf" if XTENSA_VARIANT_FSF
420ae951
MF
124 default XTENSA_VARIANT_CUSTOM_NAME if XTENSA_VARIANT_CUSTOM
125
126config XTENSA_VARIANT_MMU
127 bool "Core variant has a Full MMU (TLB, Pages, Protection, etc)"
128 depends on XTENSA_VARIANT_CUSTOM
129 default y
de7c1c78 130 select MMU
420ae951
MF
131 help
132 Build a Conventional Kernel with full MMU support,
133 ie: it supports a TLB with auto-loading, page protection.
134
9bd46da4
MF
135config XTENSA_VARIANT_HAVE_PERF_EVENTS
136 bool "Core variant has Performance Monitor Module"
137 depends on XTENSA_VARIANT_CUSTOM
138 default n
139 help
140 Enable if core variant has Performance Monitor Module with
141 External Registers Interface.
142
143 If unsure, say N.
144
e4629194
MF
145config XTENSA_FAKE_NMI
146 bool "Treat PMM IRQ as NMI"
147 depends on XTENSA_VARIANT_HAVE_PERF_EVENTS
148 default n
149 help
150 If PMM IRQ is the only IRQ at EXCM level it is safe to
151 treat it as NMI, which improves accuracy of profiling.
152
153 If there are other interrupts at or above PMM IRQ priority level
154 but not above the EXCM level, PMM IRQ still may be treated as NMI,
155 but only if these IRQs are not used. There will be a build warning
156 saying that this is not safe, and a bugcheck if one of these IRQs
157 actually fire.
158
159 If unsure, say N.
160
8e1a6dd2
CZ
161config XTENSA_UNALIGNED_USER
162 bool "Unaligned memory access in use space"
35f9cd08
JW
163 help
164 The Xtensa architecture currently does not handle unaligned
165 memory accesses in hardware but through an exception handler.
166 Per default, unaligned memory accesses are disabled in user space.
8e1a6dd2 167
35f9cd08 168 Say Y here to enable unaligned memory access in user space.
8e1a6dd2 169
bd96efe1 170source "kernel/Kconfig.preempt"
8e1a6dd2 171
f615136c
MF
172config HAVE_SMP
173 bool "System Supports SMP (MX)"
de7c1c78 174 depends on XTENSA_VARIANT_CUSTOM
f615136c
MF
175 select XTENSA_MX
176 help
177 This option is use to indicate that the system-on-a-chip (SOC)
178 supports Multiprocessing. Multiprocessor support implemented above
179 the CPU core definition and currently needs to be selected manually.
180
181 Multiprocessor support in implemented with external cache and
769a12a9 182 interrupt controllers.
f615136c
MF
183
184 The MX interrupt distributer adds Interprocessor Interrupts
185 and causes the IRQ numbers to be increased by 4 for devices
186 like the open cores ethernet driver and the serial interface.
187
188 You still have to select "Enable SMP" to enable SMP on this SOC.
189
190config SMP
191 bool "Enable Symmetric multi-processing support"
192 depends on HAVE_SMP
f615136c
MF
193 select GENERIC_SMP_IDLE_THREAD
194 help
195 Enabled SMP Software; allows more than one CPU/CORE
196 to be activated during startup.
197
198config NR_CPUS
199 depends on SMP
200 int "Maximum number of CPUs (2-32)"
201 range 2 32
202 default "4"
203
49b424fe
MF
204config HOTPLUG_CPU
205 bool "Enable CPU hotplug support"
206 depends on SMP
207 help
208 Say Y here to allow turning CPUs off and on. CPUs can be
209 controlled through /sys/devices/system/cpu.
210
211 Say N if you want to disable CPU hotplug.
212
e85e335f
MF
213config INITIALIZE_XTENSA_MMU_INSIDE_VMLINUX
214 bool "Initialize Xtensa MMU inside the Linux kernel code"
215 default y
216 help
217 Earlier version initialized the MMU in the exception vector
218 before jumping to _startup in head.S and had an advantage that
219 it was possible to place a software breakpoint at 'reset' and
220 then enter your normal kernel breakpoints once the MMU was mapped
221 to the kernel mappings (0XC0000000).
222
223 This unfortunately doesn't work for U-Boot and likley also wont
224 work for using KEXEC to have a hot kernel ready for doing a
225 KDUMP.
226
227 So now the MMU is initialized in head.S but it's necessary to
228 use hardware breakpoints (gdb 'hbreak' cmd) to break at _startup.
229 xt-gdb can't place a Software Breakpoint in the 0XD region prior
230 to mapping the MMU and after mapping even if the area of low memory
231 was mapped gdb wouldn't remove the breakpoint on hitting it as the
232 PC wouldn't match. Since Hardware Breakpoints are recommended for
233 Linux configurations it seems reasonable to just assume they exist
234 and leave this older mechanism for unfortunate souls that choose
235 not to follow Tensilica's recommendation.
236
237 Selecting this will cause U-Boot to set the KERNEL Load and Entry
238 address at 0x00003000 instead of the mapped std of 0xD0003000.
239
240 If in doubt, say Y.
241
d39af902
MF
242config KSEG_PADDR
243 hex "Physical address of the KSEG mapping"
244 depends on INITIALIZE_XTENSA_MMU_INSIDE_VMLINUX && MMU
245 default 0x00000000
246 help
247 This is the physical address where KSEG is mapped. Please refer to
248 the chosen KSEG layout help for the required address alignment.
249 Unpacked kernel image (including vectors) must be located completely
250 within KSEG.
251 Physical memory below this address is not available to linux.
252
253 If unsure, leave the default value here.
254
a9f2fc62
MF
255config KERNEL_LOAD_ADDRESS
256 hex "Kernel load address"
257 default 0x00003000
258 help
259 This is the address where the kernel is loaded.
260 It is virtual address for MMUv2 configurations and physical address
261 for all other configurations.
262
263 If unsure, leave the default value here.
264
265config VECTORS_OFFSET
266 hex "Kernel vectors offset"
267 default 0x00003000
268 help
269 This is the offset of the kernel image from the relocatable vectors
270 base.
271
272 If unsure, leave the default value here.
273
d39af902
MF
274choice
275 prompt "KSEG layout"
276 depends on MMU
277 default XTENSA_KSEG_MMU_V2
278
279config XTENSA_KSEG_MMU_V2
280 bool "MMUv2: 128MB cached + 128MB uncached"
281 help
282 MMUv2 compatible kernel memory map: TLB way 5 maps 128MB starting
283 at KSEG_PADDR to 0xd0000000 with cache and to 0xd8000000
284 without cache.
285 KSEG_PADDR must be aligned to 128MB.
286
287config XTENSA_KSEG_256M
288 bool "256MB cached + 256MB uncached"
289 depends on INITIALIZE_XTENSA_MMU_INSIDE_VMLINUX
290 help
291 TLB way 6 maps 256MB starting at KSEG_PADDR to 0xb0000000
292 with cache and to 0xc0000000 without cache.
293 KSEG_PADDR must be aligned to 256MB.
294
295config XTENSA_KSEG_512M
296 bool "512MB cached + 512MB uncached"
297 depends on INITIALIZE_XTENSA_MMU_INSIDE_VMLINUX
298 help
299 TLB way 6 maps 512MB starting at KSEG_PADDR to 0xa0000000
300 with cache and to 0xc0000000 without cache.
301 KSEG_PADDR must be aligned to 256MB.
302
303endchoice
304
65559100
MF
305config HIGHMEM
306 bool "High Memory Support"
8a9de059 307 depends on MMU
65559100
MF
308 help
309 Linux can use the full amount of RAM in the system by
310 default. However, the default MMUv2 setup only maps the
311 lowermost 128 MB of memory linearly to the areas starting
312 at 0xd0000000 (cached) and 0xd8000000 (uncached).
313 When there are more than 128 MB memory in the system not
314 all of it can be "permanently mapped" by the kernel.
315 The physical memory that's not permanently mapped is called
316 "high memory".
317
318 If you are compiling a kernel which will never run on a
319 machine with more than 128 MB total physical RAM, answer
320 N here.
321
322 If unsure, say Y.
323
9184289c
MF
324config FAST_SYSCALL_XTENSA
325 bool "Enable fast atomic syscalls"
326 default n
327 help
328 fast_syscall_xtensa is a syscall that can make atomic operations
329 on UP kernel when processor has no s32c1i support.
330
331 This syscall is deprecated. It may have issues when called with
332 invalid arguments. It is provided only for backwards compatibility.
333 Only enable it if your userspace software requires it.
334
335 If unsure, say N.
336
337config FAST_SYSCALL_SPILL_REGISTERS
338 bool "Enable spill registers syscall"
339 default n
340 help
341 fast_syscall_spill_registers is a syscall that spills all active
342 register windows of a calling userspace task onto its stack.
343
344 This syscall is deprecated. It may have issues when called with
345 invalid arguments. It is provided only for backwards compatibility.
346 Only enable it if your userspace software requires it.
347
348 If unsure, say N.
349
8e1a6dd2
CZ
350endmenu
351
35f9cd08
JW
352config XTENSA_CALIBRATE_CCOUNT
353 def_bool n
354 help
355 On some platforms (XT2000, for example), the CPU clock rate can
356 vary. The frequency can be determined, however, by measuring
357 against a well known, fixed frequency, such as an UART oscillator.
358
359config SERIAL_CONSOLE
360 def_bool n
361
35f9cd08
JW
362menu "Bus options"
363
364config PCI
365 bool "PCI support"
366 default y
367 help
368 Find out whether you have a PCI motherboard. PCI is the name of a
369 bus system, i.e. the way the CPU talks to the other stuff inside
370 your box. Other bus systems are ISA, EISA, MicroChannel (MCA) or
371 VESA. If you have PCI, say Y, otherwise N.
372
373source "drivers/pci/Kconfig"
374
35e71f90
CZ
375endmenu
376
8e1a6dd2
CZ
377menu "Platform options"
378
379choice
380 prompt "Xtensa System Type"
381 default XTENSA_PLATFORM_ISS
382
383config XTENSA_PLATFORM_ISS
384 bool "ISS"
35f9cd08
JW
385 select XTENSA_CALIBRATE_CCOUNT
386 select SERIAL_CONSOLE
8e1a6dd2
CZ
387 help
388 ISS is an acronym for Tensilica's Instruction Set Simulator.
389
390config XTENSA_PLATFORM_XT2000
391 bool "XT2000"
4964527d 392 select HAVE_IDE
8e1a6dd2
CZ
393 help
394 XT2000 is the name of Tensilica's feature-rich emulation platform.
395 This hardware is capable of running a full Linux distribution.
396
0d456bad
MF
397config XTENSA_PLATFORM_XTFPGA
398 bool "XTFPGA"
61e47e9b 399 select ETHOC if ETHERNET
3de00482 400 select PLATFORM_WANT_DEFAULT_MEM if !MMU
0d456bad 401 select SERIAL_CONSOLE
0d456bad
MF
402 select XTENSA_CALIBRATE_CCOUNT
403 help
404 XTFPGA is the name of Tensilica board family (LX60, LX110, LX200, ML605).
405 This hardware is capable of running a full Linux distribution.
406
8e1a6dd2
CZ
407endchoice
408
409
8e1a6dd2
CZ
410config XTENSA_CPU_CLOCK
411 int "CPU clock rate [MHz]"
412 depends on !XTENSA_CALIBRATE_CCOUNT
35f9cd08 413 default 16
8e1a6dd2
CZ
414
415config GENERIC_CALIBRATE_DELAY
416 bool "Auto calibration of the BogoMIPS value"
35f9cd08 417 help
82300bf4 418 The BogoMIPS value can easily be derived from the CPU frequency.
8e1a6dd2
CZ
419
420config CMDLINE_BOOL
421 bool "Default bootloader kernel arguments"
422
423config CMDLINE
424 string "Initial kernel command string"
425 depends on CMDLINE_BOOL
426 default "console=ttyS0,38400 root=/dev/ram"
427 help
428 On some architectures (EBSA110 and CATS), there is currently no way
429 for the boot loader to pass arguments to the kernel. For these
430 architectures, you should supply some command-line options at build
431 time by entering them here. As a minimum, you should specify the
432 memory size and the root device (e.g., mem=64M root=/dev/nfs).
433
da844a81
MF
434config USE_OF
435 bool "Flattened Device Tree support"
436 select OF
437 select OF_EARLY_FLATTREE
4e7c84ec 438 select OF_RESERVED_MEM
da844a81
MF
439 help
440 Include support for flattened device tree machine descriptions.
441
442config BUILTIN_DTB
443 string "DTB to build into the kernel image"
444 depends on OF
445
b6c7e873
VP
446config BLK_DEV_SIMDISK
447 tristate "Host file-based simulated block device support"
448 default n
7a0684cd 449 depends on XTENSA_PLATFORM_ISS && BLOCK
b6c7e873
VP
450 help
451 Create block devices that map to files in the host file system.
452 Device binding to host file may be changed at runtime via proc
453 interface provided the device is not in use.
454
455config BLK_DEV_SIMDISK_COUNT
456 int "Number of host file-based simulated block devices"
457 range 1 10
458 depends on BLK_DEV_SIMDISK
459 default 2
460 help
461 This is the default minimal number of created block devices.
462 Kernel/module parameter 'simdisk_count' may be used to change this
463 value at runtime. More file names (but no more than 10) may be
464 specified as parameters, simdisk_count grows accordingly.
465
466config SIMDISK0_FILENAME
467 string "Host filename for the first simulated device"
468 depends on BLK_DEV_SIMDISK = y
469 default ""
470 help
471 Attach a first simdisk to a host file. Conventionally, this file
472 contains a root file system.
473
474config SIMDISK1_FILENAME
475 string "Host filename for the second simulated device"
476 depends on BLK_DEV_SIMDISK = y && BLK_DEV_SIMDISK_COUNT != 1
477 default ""
478 help
479 Another simulated disk in a host file for a buildroot-independent
480 storage.
481
82300bf4
CZ
482source "mm/Kconfig"
483
a9df9338
MF
484config FORCE_MAX_ZONEORDER
485 int "Maximum zone order"
486 default "11"
487 help
488 The kernel memory allocator divides physically contiguous memory
489 blocks into "zones", where each zone is a power of two number of
490 pages. This option selects the largest power of two that the kernel
491 keeps in the memory allocator. If you need to allocate very large
492 blocks of physically contiguous memory, then you may need to
493 increase this value.
494
495 This config option is actually maximum order plus one. For example,
496 a value of 11 means that the largest free memory block is 2^10 pages.
497
8e1a6dd2
CZ
498source "drivers/pcmcia/Kconfig"
499
3932b9ca
MF
500config PLATFORM_WANT_DEFAULT_MEM
501 def_bool n
502
503config DEFAULT_MEM_START
504 hex "Physical address of the default memory area start"
505 depends on PLATFORM_WANT_DEFAULT_MEM
506 default 0x00000000 if MMU
d9eb3cb2 507 default 0x60000000 if !MMU
3932b9ca 508 help
3de00482
MF
509 This is the base address of the default memory area.
510 Default memory area has platform-specific meaning, it may be used
511 for e.g. early cache initialization.
3932b9ca
MF
512
513 If unsure, leave the default value here.
514
515config DEFAULT_MEM_SIZE
516 hex "Maximal size of the default memory area"
517 depends on PLATFORM_WANT_DEFAULT_MEM
518 default 0x04000000
519 help
3de00482
MF
520 This is the size of the default memory area.
521 Default memory area has platform-specific meaning, it may be used
522 for e.g. early cache initialization.
3932b9ca
MF
523
524 If unsure, leave the default value here.
525
4949009e
MF
526config XTFPGA_LCD
527 bool "Enable XTFPGA LCD driver"
528 depends on XTENSA_PLATFORM_XTFPGA
529 default n
530 help
531 There's a 2x16 LCD on most of XTFPGA boards, kernel may output
532 progress messages there during bootup/shutdown. It may be useful
533 during board bringup.
534
535 If unsure, say N.
536
537config XTFPGA_LCD_BASE_ADDR
538 hex "XTFPGA LCD base address"
539 depends on XTFPGA_LCD
540 default "0x0d0c0000"
541 help
542 Base address of the LCD controller inside KIO region.
543 Different boards from XTFPGA family have LCD controller at different
544 addresses. Please consult prototyping user guide for your board for
545 the correct address. Wrong address here may lead to hardware lockup.
546
547config XTFPGA_LCD_8BIT_ACCESS
548 bool "Use 8-bit access to XTFPGA LCD"
549 depends on XTFPGA_LCD
550 default n
551 help
552 LCD may be connected with 4- or 8-bit interface, 8-bit access may
553 only be used with 8-bit interface. Please consult prototyping user
554 guide for your board for the correct interface width.
555
8e1a6dd2
CZ
556endmenu
557
cab00891 558menu "Executable file formats"
8e1a6dd2 559
8e1a6dd2
CZ
560source "fs/Kconfig.binfmt"
561
562endmenu
563
e00d8b2f
MF
564menu "Power management options"
565
566source "kernel/power/Kconfig"
567
568endmenu
569
d5950b43
SR
570source "net/Kconfig"
571
8e1a6dd2
CZ
572source "drivers/Kconfig"
573
574source "fs/Kconfig"
575
8e1a6dd2
CZ
576source "arch/xtensa/Kconfig.debug"
577
578source "security/Kconfig"
579
580source "crypto/Kconfig"
581
582source "lib/Kconfig"
583
584
This page took 0.721545 seconds and 5 git commands to generate.