ubsan: tilepro: signed integer overflow
[deliverable/binutils-gdb.git] / bfd / archures.c
CommitLineData
252b5132 1/* BFD library support routines for architectures.
b3adc24a 2 Copyright (C) 1990-2020 Free Software Foundation, Inc.
252b5132
RH
3 Hacked by John Gilmore and Steve Chamberlain of Cygnus Support.
4
3af9a47b 5 This file is part of BFD, the Binary File Descriptor library.
252b5132 6
3af9a47b
NC
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
cd123cb7 9 the Free Software Foundation; either version 3 of the License, or
3af9a47b 10 (at your option) any later version.
252b5132 11
3af9a47b
NC
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
252b5132 16
3af9a47b
NC
17 You should have received a copy of the GNU General Public License
18 along with this program; if not, write to the Free Software
cd123cb7
NC
19 Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
20 MA 02110-1301, USA. */
252b5132 21
252b5132 22#include "sysdep.h"
3db64b00 23#include "bfd.h"
252b5132 24#include "libbfd.h"
3882b010 25#include "safe-ctype.h"
252b5132
RH
26
27/*
28
29SECTION
30 Architectures
31
32 BFD keeps one atom in a BFD describing the
33 architecture of the data attached to the BFD: a pointer to a
0ef5a5bd 34 <<bfd_arch_info_type>>.
252b5132
RH
35
36 Pointers to structures can be requested independently of a BFD
37 so that an architecture's information can be interrogated
38 without access to an open BFD.
39
40 The architecture information is provided by each architecture package.
41 The set of default architectures is selected by the macro
42 <<SELECT_ARCHITECTURES>>. This is normally set up in the
43 @file{config/@var{target}.mt} file of your choice. If the name is not
0ef5a5bd 44 defined, then all the architectures supported are included.
252b5132
RH
45
46 When BFD starts up, all the architectures are called with an
47 initialize method. It is up to the architecture back end to
48 insert as many items into the list of architectures as it wants to;
49 generally this would be one for each machine and one for the
0ef5a5bd 50 default case (an item with a machine field of 0).
252b5132
RH
51
52 BFD's idea of an architecture is implemented in @file{archures.c}.
53*/
54
55/*
56
57SUBSECTION
58 bfd_architecture
59
60DESCRIPTION
61 This enum gives the object file's CPU architecture, in a
62 global sense---i.e., what processor family does it belong to?
63 Another field indicates which processor within
64 the family is in use. The machine gives a number which
65 distinguishes different versions of the architecture,
a8eb42a8 66 containing, for example, 68020 for Motorola 68020.
252b5132 67
0ef5a5bd 68.enum bfd_architecture
252b5132 69.{
c312a6a4
NC
70. bfd_arch_unknown, {* File arch not known. *}
71. bfd_arch_obscure, {* Arch known, not one of these. *}
07d6d2b8
AM
72. bfd_arch_m68k, {* Motorola 68xxx. *}
73.#define bfd_mach_m68000 1
74.#define bfd_mach_m68008 2
75.#define bfd_mach_m68010 3
76.#define bfd_mach_m68020 4
77.#define bfd_mach_m68030 5
78.#define bfd_mach_m68040 6
79.#define bfd_mach_m68060 7
80.#define bfd_mach_cpu32 8
81.#define bfd_mach_fido 9
82.#define bfd_mach_mcf_isa_a_nodiv 10
83.#define bfd_mach_mcf_isa_a 11
84.#define bfd_mach_mcf_isa_a_mac 12
85.#define bfd_mach_mcf_isa_a_emac 13
86.#define bfd_mach_mcf_isa_aplus 14
87.#define bfd_mach_mcf_isa_aplus_mac 15
88.#define bfd_mach_mcf_isa_aplus_emac 16
89.#define bfd_mach_mcf_isa_b_nousp 17
90.#define bfd_mach_mcf_isa_b_nousp_mac 18
91.#define bfd_mach_mcf_isa_b_nousp_emac 19
92.#define bfd_mach_mcf_isa_b 20
93.#define bfd_mach_mcf_isa_b_mac 21
94.#define bfd_mach_mcf_isa_b_emac 22
95.#define bfd_mach_mcf_isa_b_float 23
96.#define bfd_mach_mcf_isa_b_float_mac 24
97.#define bfd_mach_mcf_isa_b_float_emac 25
98.#define bfd_mach_mcf_isa_c 26
99.#define bfd_mach_mcf_isa_c_mac 27
100.#define bfd_mach_mcf_isa_c_emac 28
101.#define bfd_mach_mcf_isa_c_nodiv 29
102.#define bfd_mach_mcf_isa_c_nodiv_mac 30
103.#define bfd_mach_mcf_isa_c_nodiv_emac 31
104. bfd_arch_vax, {* DEC Vax. *}
252b5132 105.
07d6d2b8
AM
106. bfd_arch_or1k, {* OpenRISC 1000. *}
107.#define bfd_mach_or1k 1
108.#define bfd_mach_or1knd 2
3b16e843 109.
07d6d2b8 110. bfd_arch_sparc, {* SPARC. *}
252b5132
RH
111.#define bfd_mach_sparc 1
112.{* The difference between v8plus and v9 is that v9 is a true 64 bit env. *}
113.#define bfd_mach_sparc_sparclet 2
114.#define bfd_mach_sparc_sparclite 3
115.#define bfd_mach_sparc_v8plus 4
c312a6a4 116.#define bfd_mach_sparc_v8plusa 5 {* with ultrasparc add'ns. *}
252b5132
RH
117.#define bfd_mach_sparc_sparclite_le 6
118.#define bfd_mach_sparc_v9 7
c312a6a4
NC
119.#define bfd_mach_sparc_v9a 8 {* with ultrasparc add'ns. *}
120.#define bfd_mach_sparc_v8plusb 9 {* with cheetah add'ns. *}
121.#define bfd_mach_sparc_v9b 10 {* with cheetah add'ns. *}
4f26fb3a
JM
122.#define bfd_mach_sparc_v8plusc 11 {* with UA2005 and T1 add'ns. *}
123.#define bfd_mach_sparc_v9c 12 {* with UA2005 and T1 add'ns. *}
124.#define bfd_mach_sparc_v8plusd 13 {* with UA2007 and T3 add'ns. *}
125.#define bfd_mach_sparc_v9d 14 {* with UA2007 and T3 add'ns. *}
126.#define bfd_mach_sparc_v8pluse 15 {* with OSA2001 and T4 add'ns (no IMA). *}
127.#define bfd_mach_sparc_v9e 16 {* with OSA2001 and T4 add'ns (no IMA). *}
128.#define bfd_mach_sparc_v8plusv 17 {* with OSA2011 and T4 and IMA and FJMAU add'ns. *}
129.#define bfd_mach_sparc_v9v 18 {* with OSA2011 and T4 and IMA and FJMAU add'ns. *}
130.#define bfd_mach_sparc_v8plusm 19 {* with OSA2015 and M7 add'ns. *}
131.#define bfd_mach_sparc_v9m 20 {* with OSA2015 and M7 add'ns. *}
64517994
JM
132.#define bfd_mach_sparc_v8plusm8 21 {* with OSA2017 and M8 add'ns. *}
133.#define bfd_mach_sparc_v9m8 22 {* with OSA2017 and M8 add'ns. *}
252b5132
RH
134.{* Nonzero if MACH has the v9 instruction set. *}
135.#define bfd_mach_sparc_v9_p(mach) \
64517994 136. ((mach) >= bfd_mach_sparc_v8plus && (mach) <= bfd_mach_sparc_v9m8 \
19f7b010 137. && (mach) != bfd_mach_sparc_sparclite_le)
7946e94a
JJ
138.{* Nonzero if MACH is a 64 bit sparc architecture. *}
139.#define bfd_mach_sparc_64bit_p(mach) \
4f26fb3a
JM
140. ((mach) >= bfd_mach_sparc_v9 \
141. && (mach) != bfd_mach_sparc_v8plusb \
142. && (mach) != bfd_mach_sparc_v8plusc \
143. && (mach) != bfd_mach_sparc_v8plusd \
144. && (mach) != bfd_mach_sparc_v8pluse \
145. && (mach) != bfd_mach_sparc_v8plusv \
64517994
JM
146. && (mach) != bfd_mach_sparc_v8plusm \
147. && (mach) != bfd_mach_sparc_v8plusm8)
07d6d2b8 148. bfd_arch_spu, {* PowerPC SPU. *}
68ffbac6 149.#define bfd_mach_spu 256
07d6d2b8 150. bfd_arch_mips, {* MIPS Rxxxx. *}
252b5132
RH
151.#define bfd_mach_mips3000 3000
152.#define bfd_mach_mips3900 3900
153.#define bfd_mach_mips4000 4000
154.#define bfd_mach_mips4010 4010
155.#define bfd_mach_mips4100 4100
156.#define bfd_mach_mips4111 4111
00707a0e 157.#define bfd_mach_mips4120 4120
252b5132
RH
158.#define bfd_mach_mips4300 4300
159.#define bfd_mach_mips4400 4400
160.#define bfd_mach_mips4600 4600
161.#define bfd_mach_mips4650 4650
162.#define bfd_mach_mips5000 5000
00707a0e
RS
163.#define bfd_mach_mips5400 5400
164.#define bfd_mach_mips5500 5500
e407c74b 165.#define bfd_mach_mips5900 5900
252b5132 166.#define bfd_mach_mips6000 6000
5a7ea749 167.#define bfd_mach_mips7000 7000
252b5132 168.#define bfd_mach_mips8000 8000
0d2e43ed 169.#define bfd_mach_mips9000 9000
252b5132 170.#define bfd_mach_mips10000 10000
d1cf510e 171.#define bfd_mach_mips12000 12000
3aa3176b
TS
172.#define bfd_mach_mips14000 14000
173.#define bfd_mach_mips16000 16000
252b5132 174.#define bfd_mach_mips16 16
07d6d2b8
AM
175.#define bfd_mach_mips5 5
176.#define bfd_mach_mips_loongson_2e 3001
177.#define bfd_mach_mips_loongson_2f 3002
ac8cb70f 178.#define bfd_mach_mips_gs464 3003
bd782c07 179.#define bfd_mach_mips_gs464e 3004
9108bc33 180.#define bfd_mach_mips_gs264e 3005
07d6d2b8 181.#define bfd_mach_mips_sb1 12310201 {* octal 'SB', 01. *}
6f179bd0 182.#define bfd_mach_mips_octeon 6501
dd6a37e7 183.#define bfd_mach_mips_octeonp 6601
432233b3 184.#define bfd_mach_mips_octeon2 6502
07d6d2b8
AM
185.#define bfd_mach_mips_octeon3 6503
186.#define bfd_mach_mips_xlr 887682 {* decimal 'XLR'. *}
187.#define bfd_mach_mips_interaptiv_mr2 736550 {* decimal 'IA2'. *}
188.#define bfd_mach_mipsisa32 32
189.#define bfd_mach_mipsisa32r2 33
190.#define bfd_mach_mipsisa32r3 34
191.#define bfd_mach_mipsisa32r5 36
192.#define bfd_mach_mipsisa32r6 37
193.#define bfd_mach_mipsisa64 64
194.#define bfd_mach_mipsisa64r2 65
195.#define bfd_mach_mipsisa64r3 66
196.#define bfd_mach_mipsisa64r5 68
197.#define bfd_mach_mipsisa64r6 69
198.#define bfd_mach_mips_micromips 96
199. bfd_arch_i386, {* Intel 386. *}
d7921315
L
200.#define bfd_mach_i386_intel_syntax (1 << 0)
201.#define bfd_mach_i386_i8086 (1 << 1)
202.#define bfd_mach_i386_i386 (1 << 2)
203.#define bfd_mach_x86_64 (1 << 3)
204.#define bfd_mach_x64_32 (1 << 4)
205.#define bfd_mach_i386_i386_intel_syntax (bfd_mach_i386_i386 | bfd_mach_i386_intel_syntax)
206.#define bfd_mach_x86_64_intel_syntax (bfd_mach_x86_64 | bfd_mach_i386_intel_syntax)
207.#define bfd_mach_x64_32_intel_syntax (bfd_mach_x64_32 | bfd_mach_i386_intel_syntax)
07d6d2b8 208. bfd_arch_l1om, {* Intel L1OM. *}
d7921315
L
209.#define bfd_mach_l1om (1 << 5)
210.#define bfd_mach_l1om_intel_syntax (bfd_mach_l1om | bfd_mach_i386_intel_syntax)
07d6d2b8 211. bfd_arch_k1om, {* Intel K1OM. *}
d7921315
L
212.#define bfd_mach_k1om (1 << 6)
213.#define bfd_mach_k1om_intel_syntax (bfd_mach_k1om | bfd_mach_i386_intel_syntax)
64b384e1
RM
214.#define bfd_mach_i386_nacl (1 << 7)
215.#define bfd_mach_i386_i386_nacl (bfd_mach_i386_i386 | bfd_mach_i386_nacl)
216.#define bfd_mach_x86_64_nacl (bfd_mach_x86_64 | bfd_mach_i386_nacl)
217.#define bfd_mach_x64_32_nacl (bfd_mach_x64_32 | bfd_mach_i386_nacl)
07d6d2b8 218. bfd_arch_iamcu, {* Intel MCU. *}
bf64a951
L
219.#define bfd_mach_iamcu (1 << 8)
220.#define bfd_mach_i386_iamcu (bfd_mach_i386_i386 | bfd_mach_iamcu)
221.#define bfd_mach_i386_iamcu_intel_syntax (bfd_mach_i386_iamcu | bfd_mach_i386_intel_syntax)
07d6d2b8
AM
222. bfd_arch_romp, {* IBM ROMP PC/RT. *}
223. bfd_arch_convex, {* Convex. *}
07d6d2b8
AM
224. bfd_arch_m98k, {* Motorola 98xxx. *}
225. bfd_arch_pyramid, {* Pyramid Technology. *}
226. bfd_arch_h8300, {* Renesas H8/300 (formerly Hitachi H8/300). *}
227.#define bfd_mach_h8300 1
228.#define bfd_mach_h8300h 2
229.#define bfd_mach_h8300s 3
230.#define bfd_mach_h8300hn 4
231.#define bfd_mach_h8300sn 5
232.#define bfd_mach_h8300sx 6
233.#define bfd_mach_h8300sxn 7
234. bfd_arch_pdp11, {* DEC PDP-11. *}
ce3c775b 235. bfd_arch_plugin,
07d6d2b8 236. bfd_arch_powerpc, {* PowerPC. *}
686e4055
AM
237.#define bfd_mach_ppc 32
238.#define bfd_mach_ppc64 64
87f33987
ND
239.#define bfd_mach_ppc_403 403
240.#define bfd_mach_ppc_403gc 4030
305f7588 241.#define bfd_mach_ppc_405 405
87f33987
ND
242.#define bfd_mach_ppc_505 505
243.#define bfd_mach_ppc_601 601
244.#define bfd_mach_ppc_602 602
245.#define bfd_mach_ppc_603 603
246.#define bfd_mach_ppc_ec603e 6031
247.#define bfd_mach_ppc_604 604
248.#define bfd_mach_ppc_620 620
249.#define bfd_mach_ppc_630 630
250.#define bfd_mach_ppc_750 750
251.#define bfd_mach_ppc_860 860
252.#define bfd_mach_ppc_a35 35
253.#define bfd_mach_ppc_rs64ii 642
254.#define bfd_mach_ppc_rs64iii 643
255.#define bfd_mach_ppc_7400 7400
07d6d2b8
AM
256.#define bfd_mach_ppc_e500 500
257.#define bfd_mach_ppc_e500mc 5001
258.#define bfd_mach_ppc_e500mc64 5005
259.#define bfd_mach_ppc_e5500 5006
260.#define bfd_mach_ppc_e6500 5007
261.#define bfd_mach_ppc_titan 83
262.#define bfd_mach_ppc_vle 84
263. bfd_arch_rs6000, {* IBM RS/6000. *}
686e4055 264.#define bfd_mach_rs6k 6000
87f33987
ND
265.#define bfd_mach_rs6k_rs1 6001
266.#define bfd_mach_rs6k_rsc 6003
267.#define bfd_mach_rs6k_rs2 6002
07d6d2b8 268. bfd_arch_hppa, {* HP PA RISC. *}
42acdc7c
JB
269.#define bfd_mach_hppa10 10
270.#define bfd_mach_hppa11 11
271.#define bfd_mach_hppa20 20
272.#define bfd_mach_hppa20w 25
07d6d2b8 273. bfd_arch_d10v, {* Mitsubishi D10V. *}
686e4055 274.#define bfd_mach_d10v 1
7af8cca9
MM
275.#define bfd_mach_d10v_ts2 2
276.#define bfd_mach_d10v_ts3 3
07d6d2b8
AM
277. bfd_arch_d30v, {* Mitsubishi D30V. *}
278. bfd_arch_dlx, {* DLX. *}
279. bfd_arch_m68hc11, {* Motorola 68HC11. *}
280. bfd_arch_m68hc12, {* Motorola 68HC12. *}
bc7c6a90 281.#define bfd_mach_m6812_default 0
07d6d2b8
AM
282.#define bfd_mach_m6812 1
283.#define bfd_mach_m6812s 2
284. bfd_arch_m9s12x, {* Freescale S12X. *}
285. bfd_arch_m9s12xg, {* Freescale XGATE. *}
7b4ae824
JD
286. bfd_arch_s12z, {* Freescale S12Z. *}
287.#define bfd_mach_s12z_default 0
07d6d2b8 288. bfd_arch_z8k, {* Zilog Z8000. *}
252b5132
RH
289.#define bfd_mach_z8001 1
290.#define bfd_mach_z8002 2
07d6d2b8
AM
291. bfd_arch_sh, {* Renesas / SuperH SH (formerly Hitachi SH). *}
292.#define bfd_mach_sh 1
293.#define bfd_mach_sh2 0x20
294.#define bfd_mach_sh_dsp 0x2d
295.#define bfd_mach_sh2a 0x2a
296.#define bfd_mach_sh2a_nofpu 0x2b
e38bc3b5 297.#define bfd_mach_sh2a_nofpu_or_sh4_nommu_nofpu 0x2a1
07d6d2b8
AM
298.#define bfd_mach_sh2a_nofpu_or_sh3_nommu 0x2a2
299.#define bfd_mach_sh2a_or_sh4 0x2a3
300.#define bfd_mach_sh2a_or_sh3e 0x2a4
301.#define bfd_mach_sh2e 0x2e
302.#define bfd_mach_sh3 0x30
303.#define bfd_mach_sh3_nommu 0x31
304.#define bfd_mach_sh3_dsp 0x3d
305.#define bfd_mach_sh3e 0x3e
306.#define bfd_mach_sh4 0x40
307.#define bfd_mach_sh4_nofpu 0x41
308.#define bfd_mach_sh4_nommu_nofpu 0x42
309.#define bfd_mach_sh4a 0x4a
310.#define bfd_mach_sh4a_nofpu 0x4b
311.#define bfd_mach_sh4al_dsp 0x4d
07d6d2b8
AM
312. bfd_arch_alpha, {* Dec Alpha. *}
313.#define bfd_mach_alpha_ev4 0x10
314.#define bfd_mach_alpha_ev5 0x20
315.#define bfd_mach_alpha_ev6 0x30
c312a6a4 316. bfd_arch_arm, {* Advanced Risc Machines ARM. *}
5a6c6817 317.#define bfd_mach_arm_unknown 0
252b5132 318.#define bfd_mach_arm_2 1
478d07d6 319.#define bfd_mach_arm_2a 2
252b5132 320.#define bfd_mach_arm_3 3
07d6d2b8
AM
321.#define bfd_mach_arm_3M 4
322.#define bfd_mach_arm_4 5
323.#define bfd_mach_arm_4T 6
324.#define bfd_mach_arm_5 7
478d07d6 325.#define bfd_mach_arm_5T 8
077b8428
NC
326.#define bfd_mach_arm_5TE 9
327.#define bfd_mach_arm_XScale 10
fde78edd 328.#define bfd_mach_arm_ep9312 11
e16bb312 329.#define bfd_mach_arm_iWMMXt 12
2d447fca 330.#define bfd_mach_arm_iWMMXt2 13
c0c468d5
TP
331.#define bfd_mach_arm_5TEJ 14
332.#define bfd_mach_arm_6 15
333.#define bfd_mach_arm_6KZ 16
334.#define bfd_mach_arm_6T2 17
335.#define bfd_mach_arm_6K 18
336.#define bfd_mach_arm_7 19
337.#define bfd_mach_arm_6M 20
338.#define bfd_mach_arm_6SM 21
339.#define bfd_mach_arm_7EM 22
340.#define bfd_mach_arm_8 23
341.#define bfd_mach_arm_8R 24
342.#define bfd_mach_arm_8M_BASE 25
343.#define bfd_mach_arm_8M_MAIN 26
031254f2 344.#define bfd_mach_arm_8_1M_MAIN 27
07d6d2b8
AM
345. bfd_arch_nds32, {* Andes NDS32. *}
346.#define bfd_mach_n1 1
347.#define bfd_mach_n1h 2
348.#define bfd_mach_n1h_v2 3
349.#define bfd_mach_n1h_v3 4
350.#define bfd_mach_n1h_v3m 5
351. bfd_arch_ns32k, {* National Semiconductors ns32000. *}
07d6d2b8
AM
352. bfd_arch_tic30, {* Texas Instruments TMS320C30. *}
353. bfd_arch_tic4x, {* Texas Instruments TMS320C3X/4X. *}
354.#define bfd_mach_tic3x 30
355.#define bfd_mach_tic4x 40
356. bfd_arch_tic54x, {* Texas Instruments TMS320C54X. *}
357. bfd_arch_tic6x, {* Texas Instruments TMS320C6X. *}
07d6d2b8
AM
358. bfd_arch_v850, {* NEC V850. *}
359. bfd_arch_v850_rh850,{* NEC V850 (using RH850 ABI). *}
360.#define bfd_mach_v850 1
361.#define bfd_mach_v850e 'E'
362.#define bfd_mach_v850e1 '1'
363.#define bfd_mach_v850e2 0x4532
364.#define bfd_mach_v850e2v3 0x45325633
365.#define bfd_mach_v850e3v5 0x45335635 {* ('E'|'3'|'V'|'5'). *}
366. bfd_arch_arc, {* ARC Cores. *}
367.#define bfd_mach_arc_a4 0
368.#define bfd_mach_arc_a5 1
369.#define bfd_mach_arc_arc600 2
370.#define bfd_mach_arc_arc601 4
371.#define bfd_mach_arc_arc700 3
372.#define bfd_mach_arc_arcv2 5
373. bfd_arch_m32c, {* Renesas M16C/M32C. *}
374.#define bfd_mach_m16c 0x75
375.#define bfd_mach_m32c 0x78
376. bfd_arch_m32r, {* Renesas M32R (formerly Mitsubishi M32R/D). *}
686e4055 377.#define bfd_mach_m32r 1 {* For backwards compatibility. *}
a23ef39f 378.#define bfd_mach_m32rx 'x'
88845958 379.#define bfd_mach_m32r2 '2'
07d6d2b8
AM
380. bfd_arch_mn10200, {* Matsushita MN10200. *}
381. bfd_arch_mn10300, {* Matsushita MN10300. *}
382.#define bfd_mach_mn10300 300
31f8dc8f 383.#define bfd_mach_am33 330
b08fa4d3 384.#define bfd_mach_am33_2 332
252b5132
RH
385. bfd_arch_fr30,
386.#define bfd_mach_fr30 0x46523330
4e5ba5b7 387. bfd_arch_frv,
686e4055
AM
388.#define bfd_mach_frv 1
389.#define bfd_mach_frvsimple 2
4e5ba5b7
DB
390.#define bfd_mach_fr300 300
391.#define bfd_mach_fr400 400
676a64f4 392.#define bfd_mach_fr450 450
07d6d2b8 393.#define bfd_mach_frvtomcat 499 {* fr500 prototype. *}
4e5ba5b7 394.#define bfd_mach_fr500 500
9c8ee639 395.#define bfd_mach_fr550 550
07d6d2b8 396. bfd_arch_moxie, {* The moxie processor. *}
20135e4c 397.#define bfd_mach_moxie 1
07d6d2b8 398. bfd_arch_ft32, {* The ft32 processor. *}
3f8107ab 399.#define bfd_mach_ft32 1
81b42bca 400.#define bfd_mach_ft32b 2
252b5132 401. bfd_arch_mcore,
d9352518
DB
402. bfd_arch_mep,
403.#define bfd_mach_mep 1
404.#define bfd_mach_mep_h1 0x6831
4d28413b 405.#define bfd_mach_mep_c5 0x6335
a3c62988
NC
406. bfd_arch_metag,
407.#define bfd_mach_metag 1
07d6d2b8 408. bfd_arch_ia64, {* HP/Intel ia64. *}
686e4055
AM
409.#define bfd_mach_ia64_elf64 64
410.#define bfd_mach_ia64_elf32 32
cf88bb9f 411. bfd_arch_ip2k, {* Ubicom IP2K microcontrollers. *}
686e4055
AM
412.#define bfd_mach_ip2022 1
413.#define bfd_mach_ip2022ext 2
a75473eb 414. bfd_arch_iq2000, {* Vitesse IQ2000. *}
07d6d2b8
AM
415.#define bfd_mach_iq2000 1
416.#define bfd_mach_iq10 2
fd0de36e
JM
417. bfd_arch_bpf, {* Linux eBPF. *}
418.#define bfd_mach_bpf 1
07d6d2b8 419. bfd_arch_epiphany, {* Adapteva EPIPHANY. *}
cfb8c092
NC
420.#define bfd_mach_epiphany16 1
421.#define bfd_mach_epiphany32 2
d031aafb 422. bfd_arch_mt,
07d6d2b8
AM
423.#define bfd_mach_ms1 1
424.#define bfd_mach_mrisc2 2
425.#define bfd_mach_ms2 3
0bcb993b 426. bfd_arch_pj,
c312a6a4 427. bfd_arch_avr, {* Atmel AVR microcontrollers. *}
adde6300
AM
428.#define bfd_mach_avr1 1
429.#define bfd_mach_avr2 2
7b21ac3f 430.#define bfd_mach_avr25 25
adde6300 431.#define bfd_mach_avr3 3
7b21ac3f
EW
432.#define bfd_mach_avr31 31
433.#define bfd_mach_avr35 35
adde6300 434.#define bfd_mach_avr4 4
65aa24b6 435.#define bfd_mach_avr5 5
7b21ac3f 436.#define bfd_mach_avr51 51
28c9d252 437.#define bfd_mach_avr6 6
07d6d2b8
AM
438.#define bfd_mach_avrtiny 100
439.#define bfd_mach_avrxmega1 101
440.#define bfd_mach_avrxmega2 102
441.#define bfd_mach_avrxmega3 103
442.#define bfd_mach_avrxmega4 104
443.#define bfd_mach_avrxmega5 105
444.#define bfd_mach_avrxmega6 106
445.#define bfd_mach_avrxmega7 107
446. bfd_arch_bfin, {* ADI Blackfin. *}
447.#define bfd_mach_bfin 1
448. bfd_arch_cr16, {* National Semiconductor CompactRISC (ie CR16). *}
3d3d428f 449.#define bfd_mach_cr16 1
1fe1f39c
NC
450. bfd_arch_crx, {* National Semiconductor CRX. *}
451.#define bfd_mach_crx 1
07d6d2b8 452. bfd_arch_cris, {* Axis CRIS. *}
bac23f82
HPN
453.#define bfd_mach_cris_v0_v10 255
454.#define bfd_mach_cris_v32 32
455.#define bfd_mach_cris_v10_v32 1032
e23eba97
NC
456. bfd_arch_riscv,
457.#define bfd_mach_riscv32 132
458.#define bfd_mach_riscv64 164
99c513f6 459. bfd_arch_rl78,
07d6d2b8
AM
460.#define bfd_mach_rl78 0x75
461. bfd_arch_rx, {* Renesas RX. *}
462.#define bfd_mach_rx 0x75
c8c89dac
YS
463.#define bfd_mach_rx_v2 0x76
464.#define bfd_mach_rx_v3 0x77
07d6d2b8
AM
465. bfd_arch_s390, {* IBM s390. *}
466.#define bfd_mach_s390_31 31
467.#define bfd_mach_s390_64 64
468. bfd_arch_score, {* Sunplus score. *}
469.#define bfd_mach_score3 3
470.#define bfd_mach_score7 7
c312a6a4 471. bfd_arch_mmix, {* Donald Knuth's educational processor. *}
93fbbb04 472. bfd_arch_xstormy16,
686e4055 473.#define bfd_mach_xstormy16 1
2469cfa2 474. bfd_arch_msp430, {* Texas Instruments MSP430 architecture. *}
07d6d2b8
AM
475.#define bfd_mach_msp11 11
476.#define bfd_mach_msp110 110
477.#define bfd_mach_msp12 12
478.#define bfd_mach_msp13 13
479.#define bfd_mach_msp14 14
480.#define bfd_mach_msp15 15
481.#define bfd_mach_msp16 16
482.#define bfd_mach_msp20 20
483.#define bfd_mach_msp21 21
484.#define bfd_mach_msp22 22
485.#define bfd_mach_msp23 23
486.#define bfd_mach_msp24 24
487.#define bfd_mach_msp26 26
488.#define bfd_mach_msp31 31
489.#define bfd_mach_msp32 32
490.#define bfd_mach_msp33 33
491.#define bfd_mach_msp41 41
492.#define bfd_mach_msp42 42
493.#define bfd_mach_msp43 43
494.#define bfd_mach_msp44 44
495.#define bfd_mach_msp430x 45
496.#define bfd_mach_msp46 46
497.#define bfd_mach_msp47 47
498.#define bfd_mach_msp54 54
499. bfd_arch_xc16x, {* Infineon's XC16X Series. *}
500.#define bfd_mach_xc16x 1
501.#define bfd_mach_xc16xl 2
502.#define bfd_mach_xc16xs 3
503. bfd_arch_xgate, {* Freescale XGATE. *}
504.#define bfd_mach_xgate 1
e0001a05
NC
505. bfd_arch_xtensa, {* Tensilica's Xtensa cores. *}
506.#define bfd_mach_xtensa 1
3c9b82ba 507. bfd_arch_z80,
6655dba2
SB
508.#define bfd_mach_gbz80 0 {* GameBoy Z80 (reduced instruction set) *}
509.#define bfd_mach_z80strict 1 {* Z80 without undocumented opcodes. *}
510.#define bfd_mach_z180 2 {* Z180: successor with additional instructions, but without halves of ix and iy *}
511.#define bfd_mach_z80 3 {* Z80 with ixl, ixh, iyl, and iyh. *}
512.#define bfd_mach_ez80_z80 4 {* eZ80 (successor of Z80 & Z180) in Z80 (16-bit address) mode *}
513.#define bfd_mach_ez80_adl 5 {* eZ80 (successor of Z80 & Z180) in ADL (24-bit address) mode *}
514.#define bfd_mach_z80full 7 {* Z80 with all undocumented instructions. *}
07d6d2b8
AM
515.#define bfd_mach_r800 11 {* R800: successor with multiplication. *}
516. bfd_arch_lm32, {* Lattice Mico32. *}
517.#define bfd_mach_lm32 1
518. bfd_arch_microblaze,{* Xilinx MicroBlaze. *}
519. bfd_arch_tilepro, {* Tilera TILEPro. *}
520. bfd_arch_tilegx, {* Tilera TILE-Gx. *}
521.#define bfd_mach_tilepro 1
522.#define bfd_mach_tilegx 1
523.#define bfd_mach_tilegx32 2
524. bfd_arch_aarch64, {* AArch64. *}
a06ea964 525.#define bfd_mach_aarch64 0
cec5225b 526.#define bfd_mach_aarch64_ilp32 32
07d6d2b8 527. bfd_arch_nios2, {* Nios II. *}
965b1d80
SL
528.#define bfd_mach_nios2 0
529.#define bfd_mach_nios2r1 1
530.#define bfd_mach_nios2r2 2
07d6d2b8 531. bfd_arch_visium, {* Visium. *}
d924db55 532.#define bfd_mach_visium 1
07d6d2b8
AM
533. bfd_arch_wasm32, {* WebAssembly. *}
534.#define bfd_mach_wasm32 1
535. bfd_arch_pru, {* PRU. *}
536.#define bfd_mach_pru 0
fe944acf
FT
537. bfd_arch_nfp, {* Netronome Flow Processor *}
538.#define bfd_mach_nfp3200 0x3200
539.#define bfd_mach_nfp6000 0x6000
b8891f8d
AJ
540. bfd_arch_csky, {* C-SKY. *}
541.#define bfd_mach_ck_unknown 0
542.#define bfd_mach_ck510 1
543.#define bfd_mach_ck610 2
544.#define bfd_mach_ck801 3
545.#define bfd_mach_ck802 4
546.#define bfd_mach_ck803 5
547.#define bfd_mach_ck807 6
548.#define bfd_mach_ck810 7
252b5132
RH
549. bfd_arch_last
550. };
252b5132
RH
551*/
552
553/*
252b5132
RH
554SUBSECTION
555 bfd_arch_info
556
557DESCRIPTION
558 This structure contains information on architectures for use
559 within BFD.
560
561.
0ef5a5bd 562.typedef struct bfd_arch_info
252b5132
RH
563.{
564. int bits_per_word;
565. int bits_per_address;
566. int bits_per_byte;
567. enum bfd_architecture arch;
568. unsigned long mach;
569. const char *arch_name;
570. const char *printable_name;
571. unsigned int section_align_power;
b34976b6 572. {* TRUE if this is the default machine for the architecture.
aa3d5824
AM
573. The default arch should be the first entry for an arch so that
574. all the entries for that arch can be accessed via <<next>>. *}
b34976b6 575. bfd_boolean the_default;
07d6d2b8
AM
576. const struct bfd_arch_info * (*compatible) (const struct bfd_arch_info *,
577. const struct bfd_arch_info *);
252b5132 578.
c58b9523 579. bfd_boolean (*scan) (const struct bfd_arch_info *, const char *);
252b5132 580.
b7761f11
L
581. {* Allocate via bfd_malloc and return a fill buffer of size COUNT. If
582. IS_BIGENDIAN is TRUE, the order of bytes is big endian. If CODE is
583. TRUE, the buffer contains code. *}
584. void *(*fill) (bfd_size_type count, bfd_boolean is_bigendian,
585. bfd_boolean code);
586.
252b5132 587. const struct bfd_arch_info *next;
aebcfb76
NC
588.
589. {* On some architectures the offset for a relocation can point into
590. the middle of an instruction. This field specifies the maximum
591. offset such a relocation can have (in octets). This affects the
592. behaviour of the disassembler, since a value greater than zero
593. means that it may need to disassemble an instruction twice, once
594. to get its length and then a second time to display it. If the
595. value is negative then this has to be done for every single
596. instruction, regardless of the offset of the reloc. *}
597. signed int max_reloc_offset_into_insn;
3b16e843
NC
598.}
599.bfd_arch_info_type;
600.
252b5132
RH
601*/
602
a06ea964 603extern const bfd_arch_info_type bfd_aarch64_arch;
252b5132
RH
604extern const bfd_arch_info_type bfd_alpha_arch;
605extern const bfd_arch_info_type bfd_arc_arch;
606extern const bfd_arch_info_type bfd_arm_arch;
3b16e843 607extern const bfd_arch_info_type bfd_avr_arch;
0f64bb02 608extern const bfd_arch_info_type bfd_bfin_arch;
3d3d428f 609extern const bfd_arch_info_type bfd_cr16_arch;
06c15ad7 610extern const bfd_arch_info_type bfd_cris_arch;
1fe1f39c 611extern const bfd_arch_info_type bfd_crx_arch;
b8891f8d 612extern const bfd_arch_info_type bfd_csky_arch;
252b5132
RH
613extern const bfd_arch_info_type bfd_d10v_arch;
614extern const bfd_arch_info_type bfd_d30v_arch;
d172d4ba 615extern const bfd_arch_info_type bfd_dlx_arch;
fd0de36e 616extern const bfd_arch_info_type bfd_bpf_arch;
cfb8c092 617extern const bfd_arch_info_type bfd_epiphany_arch;
3b16e843 618extern const bfd_arch_info_type bfd_fr30_arch;
4e5ba5b7 619extern const bfd_arch_info_type bfd_frv_arch;
252b5132 620extern const bfd_arch_info_type bfd_h8300_arch;
252b5132
RH
621extern const bfd_arch_info_type bfd_hppa_arch;
622extern const bfd_arch_info_type bfd_i386_arch;
bf64a951 623extern const bfd_arch_info_type bfd_iamcu_arch;
3b16e843 624extern const bfd_arch_info_type bfd_ia64_arch;
cf88bb9f 625extern const bfd_arch_info_type bfd_ip2k_arch;
a75473eb 626extern const bfd_arch_info_type bfd_iq2000_arch;
7a9068fe 627extern const bfd_arch_info_type bfd_k1om_arch;
9e675548 628extern const bfd_arch_info_type bfd_l1om_arch;
84e94c90 629extern const bfd_arch_info_type bfd_lm32_arch;
49f58d10 630extern const bfd_arch_info_type bfd_m32c_arch;
252b5132 631extern const bfd_arch_info_type bfd_m32r_arch;
60bcf0fa
NC
632extern const bfd_arch_info_type bfd_m68hc11_arch;
633extern const bfd_arch_info_type bfd_m68hc12_arch;
6927f982
NC
634extern const bfd_arch_info_type bfd_m9s12x_arch;
635extern const bfd_arch_info_type bfd_m9s12xg_arch;
7b4ae824 636extern const bfd_arch_info_type bfd_s12z_arch;
252b5132 637extern const bfd_arch_info_type bfd_m68k_arch;
3b16e843 638extern const bfd_arch_info_type bfd_mcore_arch;
d9352518 639extern const bfd_arch_info_type bfd_mep_arch;
a3c62988 640extern const bfd_arch_info_type bfd_metag_arch;
252b5132 641extern const bfd_arch_info_type bfd_mips_arch;
7ba29e2a 642extern const bfd_arch_info_type bfd_microblaze_arch;
3b16e843 643extern const bfd_arch_info_type bfd_mmix_arch;
252b5132
RH
644extern const bfd_arch_info_type bfd_mn10200_arch;
645extern const bfd_arch_info_type bfd_mn10300_arch;
9e675548 646extern const bfd_arch_info_type bfd_moxie_arch;
3f8107ab 647extern const bfd_arch_info_type bfd_ft32_arch;
2469cfa2 648extern const bfd_arch_info_type bfd_msp430_arch;
d031aafb 649extern const bfd_arch_info_type bfd_mt_arch;
35c08157 650extern const bfd_arch_info_type bfd_nds32_arch;
fe944acf 651extern const bfd_arch_info_type bfd_nfp_arch;
36591ba1 652extern const bfd_arch_info_type bfd_nios2_arch;
3b16e843 653extern const bfd_arch_info_type bfd_ns32k_arch;
73589c9d 654extern const bfd_arch_info_type bfd_or1k_arch;
e135f41b 655extern const bfd_arch_info_type bfd_pdp11_arch;
3b16e843 656extern const bfd_arch_info_type bfd_pj_arch;
ce3c775b 657extern const bfd_arch_info_type bfd_plugin_arch;
899f54f5
AM
658extern const bfd_arch_info_type bfd_powerpc_archs[];
659#define bfd_powerpc_arch bfd_powerpc_archs[0]
889294f6 660extern const bfd_arch_info_type bfd_pru_arch;
e23eba97 661extern const bfd_arch_info_type bfd_riscv_arch;
252b5132 662extern const bfd_arch_info_type bfd_rs6000_arch;
99c513f6 663extern const bfd_arch_info_type bfd_rl78_arch;
c7927a3c 664extern const bfd_arch_info_type bfd_rx_arch;
3b16e843 665extern const bfd_arch_info_type bfd_s390_arch;
1c0d3aa6 666extern const bfd_arch_info_type bfd_score_arch;
252b5132
RH
667extern const bfd_arch_info_type bfd_sh_arch;
668extern const bfd_arch_info_type bfd_sparc_arch;
e9f53129 669extern const bfd_arch_info_type bfd_spu_arch;
252b5132 670extern const bfd_arch_info_type bfd_tic30_arch;
026df7c5 671extern const bfd_arch_info_type bfd_tic4x_arch;
81635ce4 672extern const bfd_arch_info_type bfd_tic54x_arch;
40b36596 673extern const bfd_arch_info_type bfd_tic6x_arch;
aa137e4d
NC
674extern const bfd_arch_info_type bfd_tilegx_arch;
675extern const bfd_arch_info_type bfd_tilepro_arch;
3b16e843 676extern const bfd_arch_info_type bfd_v850_arch;
de863c74 677extern const bfd_arch_info_type bfd_v850_rh850_arch;
252b5132 678extern const bfd_arch_info_type bfd_vax_arch;
d924db55 679extern const bfd_arch_info_type bfd_visium_arch;
8fb740dd 680extern const bfd_arch_info_type bfd_wasm32_arch;
93fbbb04 681extern const bfd_arch_info_type bfd_xstormy16_arch;
e0001a05 682extern const bfd_arch_info_type bfd_xtensa_arch;
d70c5fc7 683extern const bfd_arch_info_type bfd_xc16x_arch;
a8acc5fb 684extern const bfd_arch_info_type bfd_xgate_arch;
3c9b82ba 685extern const bfd_arch_info_type bfd_z80_arch;
3b16e843 686extern const bfd_arch_info_type bfd_z8k_arch;
252b5132 687
3b16e843
NC
688static const bfd_arch_info_type * const bfd_archures_list[] =
689 {
252b5132 690#ifdef SELECT_ARCHITECTURES
3b16e843 691 SELECT_ARCHITECTURES,
252b5132 692#else
a06ea964 693 &bfd_aarch64_arch,
3b16e843
NC
694 &bfd_alpha_arch,
695 &bfd_arc_arch,
696 &bfd_arm_arch,
697 &bfd_avr_arch,
0f64bb02 698 &bfd_bfin_arch,
3d3d428f 699 &bfd_cr16_arch,
3b16e843 700 &bfd_cris_arch,
1fe1f39c 701 &bfd_crx_arch,
b8891f8d 702 &bfd_csky_arch,
3b16e843
NC
703 &bfd_d10v_arch,
704 &bfd_d30v_arch,
d172d4ba 705 &bfd_dlx_arch,
fd0de36e 706 &bfd_bpf_arch,
cfb8c092 707 &bfd_epiphany_arch,
3b16e843 708 &bfd_fr30_arch,
4e5ba5b7 709 &bfd_frv_arch,
3b16e843 710 &bfd_h8300_arch,
3b16e843 711 &bfd_hppa_arch,
3b16e843 712 &bfd_i386_arch,
bf64a951 713 &bfd_iamcu_arch,
3b16e843 714 &bfd_ia64_arch,
cf88bb9f 715 &bfd_ip2k_arch,
a75473eb 716 &bfd_iq2000_arch,
7a9068fe 717 &bfd_k1om_arch,
9e675548 718 &bfd_l1om_arch,
84e94c90 719 &bfd_lm32_arch,
e729279b 720 &bfd_m32c_arch,
3b16e843
NC
721 &bfd_m32r_arch,
722 &bfd_m68hc11_arch,
723 &bfd_m68hc12_arch,
6927f982
NC
724 &bfd_m9s12x_arch,
725 &bfd_m9s12xg_arch,
7b4ae824 726 &bfd_s12z_arch,
3b16e843 727 &bfd_m68k_arch,
3b16e843 728 &bfd_mcore_arch,
d9352518 729 &bfd_mep_arch,
a3c62988 730 &bfd_metag_arch,
7ba29e2a 731 &bfd_microblaze_arch,
3b16e843
NC
732 &bfd_mips_arch,
733 &bfd_mmix_arch,
734 &bfd_mn10200_arch,
735 &bfd_mn10300_arch,
9e675548 736 &bfd_moxie_arch,
3f8107ab 737 &bfd_ft32_arch,
2469cfa2 738 &bfd_msp430_arch,
9e675548 739 &bfd_mt_arch,
35c08157 740 &bfd_nds32_arch,
fe944acf 741 &bfd_nfp_arch,
36591ba1 742 &bfd_nios2_arch,
3b16e843 743 &bfd_ns32k_arch,
73589c9d 744 &bfd_or1k_arch,
3b16e843
NC
745 &bfd_pdp11_arch,
746 &bfd_powerpc_arch,
889294f6 747 &bfd_pru_arch,
e23eba97 748 &bfd_riscv_arch,
99c513f6 749 &bfd_rl78_arch,
e23eba97 750 &bfd_rs6000_arch,
c7927a3c 751 &bfd_rx_arch,
3b16e843 752 &bfd_s390_arch,
1c0d3aa6 753 &bfd_score_arch,
3b16e843
NC
754 &bfd_sh_arch,
755 &bfd_sparc_arch,
e9f53129 756 &bfd_spu_arch,
3b16e843 757 &bfd_tic30_arch,
026df7c5 758 &bfd_tic4x_arch,
3b16e843 759 &bfd_tic54x_arch,
40b36596 760 &bfd_tic6x_arch,
aa137e4d
NC
761 &bfd_tilegx_arch,
762 &bfd_tilepro_arch,
3b16e843 763 &bfd_v850_arch,
de863c74 764 &bfd_v850_rh850_arch,
3b16e843 765 &bfd_vax_arch,
d924db55 766 &bfd_visium_arch,
8fb740dd 767 &bfd_wasm32_arch,
3b16e843 768 &bfd_xstormy16_arch,
e0001a05 769 &bfd_xtensa_arch,
d70c5fc7 770 &bfd_xc16x_arch,
a8acc5fb 771 &bfd_xgate_arch,
3c9b82ba 772 &bfd_z80_arch,
3b16e843 773 &bfd_z8k_arch,
252b5132
RH
774#endif
775 0
776};
777
778/*
779FUNCTION
780 bfd_printable_name
781
782SYNOPSIS
c58b9523 783 const char *bfd_printable_name (bfd *abfd);
252b5132
RH
784
785DESCRIPTION
786 Return a printable string representing the architecture and machine
787 from the pointer to the architecture info structure.
788
789*/
790
791const char *
c58b9523 792bfd_printable_name (bfd *abfd)
252b5132
RH
793{
794 return abfd->arch_info->printable_name;
795}
796
252b5132
RH
797/*
798FUNCTION
799 bfd_scan_arch
800
801SYNOPSIS
c58b9523 802 const bfd_arch_info_type *bfd_scan_arch (const char *string);
252b5132
RH
803
804DESCRIPTION
805 Figure out if BFD supports any cpu which could be described with
806 the name @var{string}. Return a pointer to an <<arch_info>>
807 structure if a machine is found, otherwise NULL.
252b5132
RH
808*/
809
810const bfd_arch_info_type *
c58b9523 811bfd_scan_arch (const char *string)
252b5132
RH
812{
813 const bfd_arch_info_type * const *app, *ap;
814
047066e1 815 /* Look through all the installed architectures. */
252b5132
RH
816 for (app = bfd_archures_list; *app != NULL; app++)
817 {
818 for (ap = *app; ap != NULL; ap = ap->next)
819 {
820 if (ap->scan (ap, string))
821 return ap;
822 }
823 }
824
825 return NULL;
826}
827
252b5132
RH
828/*
829FUNCTION
830 bfd_arch_list
831
832SYNOPSIS
c58b9523 833 const char **bfd_arch_list (void);
252b5132
RH
834
835DESCRIPTION
836 Return a freshly malloced NULL-terminated vector of the names
837 of all the valid BFD architectures. Do not modify the names.
252b5132
RH
838*/
839
840const char **
c58b9523 841bfd_arch_list (void)
252b5132
RH
842{
843 int vec_length = 0;
844 const char **name_ptr;
845 const char **name_list;
846 const bfd_arch_info_type * const *app;
dc810e39 847 bfd_size_type amt;
252b5132 848
047066e1 849 /* Determine the number of architectures. */
252b5132
RH
850 vec_length = 0;
851 for (app = bfd_archures_list; *app != NULL; app++)
852 {
853 const bfd_arch_info_type *ap;
854 for (ap = *app; ap != NULL; ap = ap->next)
855 {
856 vec_length++;
857 }
858 }
859
dc810e39 860 amt = (vec_length + 1) * sizeof (char **);
a50b1753 861 name_list = (const char **) bfd_malloc (amt);
252b5132
RH
862 if (name_list == NULL)
863 return NULL;
864
047066e1 865 /* Point the list at each of the names. */
252b5132
RH
866 name_ptr = name_list;
867 for (app = bfd_archures_list; *app != NULL; app++)
868 {
869 const bfd_arch_info_type *ap;
870 for (ap = *app; ap != NULL; ap = ap->next)
871 {
872 *name_ptr = ap->printable_name;
873 name_ptr++;
874 }
875 }
876 *name_ptr = NULL;
877
878 return name_list;
879}
880
252b5132
RH
881/*
882FUNCTION
883 bfd_arch_get_compatible
884
885SYNOPSIS
c58b9523
AM
886 const bfd_arch_info_type *bfd_arch_get_compatible
887 (const bfd *abfd, const bfd *bbfd, bfd_boolean accept_unknowns);
252b5132
RH
888
889DESCRIPTION
312b768e
NC
890 Determine whether two BFDs' architectures and machine types
891 are compatible. Calculates the lowest common denominator
892 between the two architectures and machine types implied by
893 the BFDs and returns a pointer to an <<arch_info>> structure
894 describing the compatible machine.
252b5132
RH
895*/
896
897const bfd_arch_info_type *
c58b9523
AM
898bfd_arch_get_compatible (const bfd *abfd,
899 const bfd *bbfd,
900 bfd_boolean accept_unknowns)
252b5132 901{
d50ec8a7 902 const bfd *ubfd, *kbfd;
312b768e
NC
903
904 /* Look for an unknown architecture. */
d50ec8a7
AM
905 if (abfd->arch_info->arch == bfd_arch_unknown)
906 ubfd = abfd, kbfd = bbfd;
907 else if (bbfd->arch_info->arch == bfd_arch_unknown)
908 ubfd = bbfd, kbfd = abfd;
909 else
910 /* Otherwise architecture-specific code has to decide. */
911 return abfd->arch_info->compatible (abfd->arch_info, bbfd->arch_info);
912
b986869b
L
913 /* We can allow an unknown architecture if accept_unknowns is true,
914 if UBFD is an IR object, or if the target is the "binary" format,
915 which has an unknown architecture. Since the binary format can
d50ec8a7
AM
916 only be set by explicit request from the user, it is safe
917 to assume that they know what they are doing. */
918 if (accept_unknowns
b986869b 919 || ubfd->plugin_format == bfd_plugin_yes
d50ec8a7
AM
920 || strcmp (bfd_get_target (ubfd), "binary") == 0)
921 return kbfd->arch_info;
922 return NULL;
252b5132
RH
923}
924
252b5132
RH
925/*
926INTERNAL_DEFINITION
927 bfd_default_arch_struct
928
929DESCRIPTION
930 The <<bfd_default_arch_struct>> is an item of
931 <<bfd_arch_info_type>> which has been initialized to a fairly
932 generic state. A BFD starts life by pointing to this
933 structure, until the correct back end has determined the real
934 architecture of the file.
935
936.extern const bfd_arch_info_type bfd_default_arch_struct;
252b5132
RH
937*/
938
aebcfb76
NC
939const bfd_arch_info_type bfd_default_arch_struct =
940{
b34976b6 941 32, 32, 8, bfd_arch_unknown, 0, "unknown", "unknown", 2, TRUE,
047066e1
KH
942 bfd_default_compatible,
943 bfd_default_scan,
b7761f11 944 bfd_arch_default_fill,
aebcfb76 945 0, 0
252b5132
RH
946};
947
948/*
949FUNCTION
950 bfd_set_arch_info
951
952SYNOPSIS
c58b9523 953 void bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg);
252b5132
RH
954
955DESCRIPTION
956 Set the architecture info of @var{abfd} to @var{arg}.
957*/
958
959void
c58b9523 960bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg)
252b5132
RH
961{
962 abfd->arch_info = arg;
963}
964
965/*
00dad9a4 966FUNCTION
252b5132
RH
967 bfd_default_set_arch_mach
968
969SYNOPSIS
c58b9523
AM
970 bfd_boolean bfd_default_set_arch_mach
971 (bfd *abfd, enum bfd_architecture arch, unsigned long mach);
252b5132
RH
972
973DESCRIPTION
974 Set the architecture and machine type in BFD @var{abfd}
975 to @var{arch} and @var{mach}. Find the correct
976 pointer to a structure and insert it into the <<arch_info>>
0ef5a5bd 977 pointer.
252b5132
RH
978*/
979
b34976b6 980bfd_boolean
c58b9523
AM
981bfd_default_set_arch_mach (bfd *abfd,
982 enum bfd_architecture arch,
983 unsigned long mach)
252b5132 984{
99dc0092
AM
985 abfd->arch_info = bfd_lookup_arch (arch, mach);
986 if (abfd->arch_info != NULL)
b34976b6 987 return TRUE;
252b5132
RH
988
989 abfd->arch_info = &bfd_default_arch_struct;
990 bfd_set_error (bfd_error_bad_value);
b34976b6 991 return FALSE;
252b5132
RH
992}
993
252b5132
RH
994/*
995FUNCTION
996 bfd_get_arch
997
998SYNOPSIS
01c2b261 999 enum bfd_architecture bfd_get_arch (const bfd *abfd);
252b5132
RH
1000
1001DESCRIPTION
1002 Return the enumerated type which describes the BFD @var{abfd}'s
1003 architecture.
252b5132
RH
1004*/
1005
1006enum bfd_architecture
01c2b261 1007bfd_get_arch (const bfd *abfd)
252b5132 1008{
047066e1 1009 return abfd->arch_info->arch;
252b5132
RH
1010}
1011
1012/*
1013FUNCTION
1014 bfd_get_mach
1015
1016SYNOPSIS
01c2b261 1017 unsigned long bfd_get_mach (const bfd *abfd);
252b5132
RH
1018
1019DESCRIPTION
1020 Return the long type which describes the BFD @var{abfd}'s
1021 machine.
1022*/
1023
0ef5a5bd 1024unsigned long
01c2b261 1025bfd_get_mach (const bfd *abfd)
252b5132 1026{
047066e1 1027 return abfd->arch_info->mach;
252b5132
RH
1028}
1029
1030/*
1031FUNCTION
1032 bfd_arch_bits_per_byte
1033
1034SYNOPSIS
01c2b261 1035 unsigned int bfd_arch_bits_per_byte (const bfd *abfd);
252b5132
RH
1036
1037DESCRIPTION
1038 Return the number of bits in one of the BFD @var{abfd}'s
1039 architecture's bytes.
252b5132
RH
1040*/
1041
1042unsigned int
01c2b261 1043bfd_arch_bits_per_byte (const bfd *abfd)
252b5132
RH
1044{
1045 return abfd->arch_info->bits_per_byte;
1046}
1047
1048/*
1049FUNCTION
1050 bfd_arch_bits_per_address
1051
1052SYNOPSIS
01c2b261 1053 unsigned int bfd_arch_bits_per_address (const bfd *abfd);
252b5132
RH
1054
1055DESCRIPTION
1056 Return the number of bits in one of the BFD @var{abfd}'s
1057 architecture's addresses.
1058*/
1059
1060unsigned int
01c2b261 1061bfd_arch_bits_per_address (const bfd *abfd)
252b5132
RH
1062{
1063 return abfd->arch_info->bits_per_address;
1064}
1065
252b5132 1066/*
0ef5a5bd 1067INTERNAL_FUNCTION
252b5132
RH
1068 bfd_default_compatible
1069
1070SYNOPSIS
1071 const bfd_arch_info_type *bfd_default_compatible
c58b9523 1072 (const bfd_arch_info_type *a, const bfd_arch_info_type *b);
252b5132
RH
1073
1074DESCRIPTION
1075 The default function for testing for compatibility.
1076*/
1077
1078const bfd_arch_info_type *
c58b9523
AM
1079bfd_default_compatible (const bfd_arch_info_type *a,
1080 const bfd_arch_info_type *b)
252b5132
RH
1081{
1082 if (a->arch != b->arch)
1083 return NULL;
1084
b74fa2cd
AM
1085 if (a->bits_per_word != b->bits_per_word)
1086 return NULL;
1087
252b5132
RH
1088 if (a->mach > b->mach)
1089 return a;
1090
1091 if (b->mach > a->mach)
1092 return b;
1093
1094 return a;
1095}
1096
252b5132
RH
1097/*
1098INTERNAL_FUNCTION
1099 bfd_default_scan
1100
1101SYNOPSIS
c58b9523
AM
1102 bfd_boolean bfd_default_scan
1103 (const struct bfd_arch_info *info, const char *string);
252b5132
RH
1104
1105DESCRIPTION
1106 The default function for working out whether this is an
1107 architecture hit and a machine hit.
1108*/
1109
b34976b6 1110bfd_boolean
c58b9523 1111bfd_default_scan (const bfd_arch_info_type *info, const char *string)
252b5132
RH
1112{
1113 const char *ptr_src;
1114 const char *ptr_tst;
1115 unsigned long number;
1116 enum bfd_architecture arch;
1117 const char *printable_name_colon;
1118
1119 /* Exact match of the architecture name (ARCH_NAME) and also the
047066e1 1120 default architecture? */
252b5132
RH
1121 if (strcasecmp (string, info->arch_name) == 0
1122 && info->the_default)
b34976b6 1123 return TRUE;
252b5132 1124
047066e1 1125 /* Exact match of the machine name (PRINTABLE_NAME)? */
252b5132 1126 if (strcasecmp (string, info->printable_name) == 0)
b34976b6 1127 return TRUE;
0ef5a5bd 1128
252b5132 1129 /* Given that printable_name contains no colon, attempt to match:
047066e1 1130 ARCH_NAME [ ":" ] PRINTABLE_NAME? */
252b5132
RH
1131 printable_name_colon = strchr (info->printable_name, ':');
1132 if (printable_name_colon == NULL)
1133 {
dc810e39 1134 size_t strlen_arch_name = strlen (info->arch_name);
252b5132
RH
1135 if (strncasecmp (string, info->arch_name, strlen_arch_name) == 0)
1136 {
1137 if (string[strlen_arch_name] == ':')
1138 {
1139 if (strcasecmp (string + strlen_arch_name + 1,
1140 info->printable_name) == 0)
b34976b6 1141 return TRUE;
252b5132
RH
1142 }
1143 else
1144 {
1145 if (strcasecmp (string + strlen_arch_name,
1146 info->printable_name) == 0)
b34976b6 1147 return TRUE;
252b5132
RH
1148 }
1149 }
1150 }
1151
1152 /* Given that PRINTABLE_NAME has the form: <arch> ":" <mach>;
047066e1 1153 Attempt to match: <arch> <mach>? */
252b5132
RH
1154 if (printable_name_colon != NULL)
1155 {
dc810e39 1156 size_t colon_index = printable_name_colon - info->printable_name;
252b5132
RH
1157 if (strncasecmp (string, info->printable_name, colon_index) == 0
1158 && strcasecmp (string + colon_index,
1159 info->printable_name + colon_index + 1) == 0)
b34976b6 1160 return TRUE;
252b5132
RH
1161 }
1162
1163 /* Given that PRINTABLE_NAME has the form: <arch> ":" <mach>; Do not
5c4491d3 1164 attempt to match just <mach>, it could be ambiguous. This test
0ef5a5bd 1165 is left until later. */
252b5132 1166
047066e1
KH
1167 /* NOTE: The below is retained for compatibility only. Please do
1168 not add to this code. */
252b5132
RH
1169
1170 /* See how much of the supplied string matches with the
1171 architecture, eg the string m68k:68020 would match the 68k entry
047066e1 1172 up to the :, then we get left with the machine number. */
252b5132 1173
0ef5a5bd 1174 for (ptr_src = string, ptr_tst = info->arch_name;
252b5132 1175 *ptr_src && *ptr_tst;
0ef5a5bd 1176 ptr_src++, ptr_tst++)
252b5132 1177 {
047066e1
KH
1178 if (*ptr_src != *ptr_tst)
1179 break;
252b5132
RH
1180 }
1181
1182 /* Chewed up as much of the architecture as will match, skip any
047066e1 1183 colons. */
252b5132
RH
1184 if (*ptr_src == ':')
1185 ptr_src++;
0ef5a5bd 1186
252b5132
RH
1187 if (*ptr_src == 0)
1188 {
047066e1
KH
1189 /* Nothing more, then only keep this one if it is the default
1190 machine for this architecture. */
252b5132
RH
1191 return info->the_default;
1192 }
1193
1194 number = 0;
3882b010 1195 while (ISDIGIT (*ptr_src))
252b5132 1196 {
047066e1 1197 number = number * 10 + *ptr_src - '0';
252b5132
RH
1198 ptr_src++;
1199 }
1200
1201 /* NOTE: The below is retained for compatibility only.
0ef5a5bd 1202 PLEASE DO NOT ADD TO THIS CODE. */
252b5132 1203
0ef5a5bd 1204 switch (number)
252b5132 1205 {
0ef5a5bd 1206 case 68000:
252b5132
RH
1207 arch = bfd_arch_m68k;
1208 number = bfd_mach_m68000;
1209 break;
1210 case 68010:
1211 arch = bfd_arch_m68k;
1212 number = bfd_mach_m68010;
1213 break;
1214 case 68020:
1215 arch = bfd_arch_m68k;
1216 number = bfd_mach_m68020;
1217 break;
1218 case 68030:
1219 arch = bfd_arch_m68k;
1220 number = bfd_mach_m68030;
1221 break;
1222 case 68040:
1223 arch = bfd_arch_m68k;
1224 number = bfd_mach_m68040;
1225 break;
1226 case 68060:
1227 arch = bfd_arch_m68k;
1228 number = bfd_mach_m68060;
1229 break;
1230 case 68332:
1231 arch = bfd_arch_m68k;
1232 number = bfd_mach_cpu32;
1233 break;
3cac17ae
NC
1234 case 5200:
1235 arch = bfd_arch_m68k;
0b2e31dc 1236 number = bfd_mach_mcf_isa_a_nodiv;
3cac17ae
NC
1237 break;
1238 case 5206:
1239 arch = bfd_arch_m68k;
0b2e31dc 1240 number = bfd_mach_mcf_isa_a_mac;
3cac17ae
NC
1241 break;
1242 case 5307:
1243 arch = bfd_arch_m68k;
0b2e31dc 1244 number = bfd_mach_mcf_isa_a_mac;
3cac17ae
NC
1245 break;
1246 case 5407:
1247 arch = bfd_arch_m68k;
0b2e31dc 1248 number = bfd_mach_mcf_isa_b_nousp_mac;
3cac17ae 1249 break;
3e602632
NC
1250 case 5282:
1251 arch = bfd_arch_m68k;
0b2e31dc 1252 number = bfd_mach_mcf_isa_aplus_emac;
3e602632 1253 break;
252b5132 1254
252b5132
RH
1255 case 3000:
1256 arch = bfd_arch_mips;
1257 number = bfd_mach_mips3000;
1258 break;
1259
1260 case 4000:
1261 arch = bfd_arch_mips;
1262 number = bfd_mach_mips4000;
1263 break;
1264
1265 case 6000:
1266 arch = bfd_arch_rs6000;
1267 break;
1268
d4845d57
JR
1269 case 7410:
1270 arch = bfd_arch_sh;
1271 number = bfd_mach_sh_dsp;
1272 break;
1273
1274 case 7708:
1275 arch = bfd_arch_sh;
1276 number = bfd_mach_sh3;
1277 break;
1278
1279 case 7729:
1280 arch = bfd_arch_sh;
1281 number = bfd_mach_sh3_dsp;
1282 break;
1283
1284 case 7750:
1285 arch = bfd_arch_sh;
1286 number = bfd_mach_sh4;
1287 break;
1288
0ef5a5bd 1289 default:
b34976b6 1290 return FALSE;
252b5132
RH
1291 }
1292
0ef5a5bd 1293 if (arch != info->arch)
b34976b6 1294 return FALSE;
252b5132
RH
1295
1296 if (number != info->mach)
b34976b6 1297 return FALSE;
252b5132 1298
b34976b6 1299 return TRUE;
252b5132
RH
1300}
1301
252b5132
RH
1302/*
1303FUNCTION
1304 bfd_get_arch_info
1305
1306SYNOPSIS
c58b9523 1307 const bfd_arch_info_type *bfd_get_arch_info (bfd *abfd);
252b5132
RH
1308
1309DESCRIPTION
1310 Return the architecture info struct in @var{abfd}.
1311*/
1312
1313const bfd_arch_info_type *
c58b9523 1314bfd_get_arch_info (bfd *abfd)
252b5132
RH
1315{
1316 return abfd->arch_info;
1317}
1318
252b5132
RH
1319/*
1320FUNCTION
1321 bfd_lookup_arch
1322
1323SYNOPSIS
1324 const bfd_arch_info_type *bfd_lookup_arch
c58b9523 1325 (enum bfd_architecture arch, unsigned long machine);
252b5132
RH
1326
1327DESCRIPTION
5c4491d3 1328 Look for the architecture info structure which matches the
252b5132
RH
1329 arguments @var{arch} and @var{machine}. A machine of 0 matches the
1330 machine/architecture structure which marks itself as the
aa3d5824 1331 default.
252b5132
RH
1332*/
1333
0ef5a5bd 1334const bfd_arch_info_type *
c58b9523 1335bfd_lookup_arch (enum bfd_architecture arch, unsigned long machine)
252b5132
RH
1336{
1337 const bfd_arch_info_type * const *app, *ap;
1338
1339 for (app = bfd_archures_list; *app != NULL; app++)
1340 {
1341 for (ap = *app; ap != NULL; ap = ap->next)
1342 {
1343 if (ap->arch == arch
1344 && (ap->mach == machine
1345 || (machine == 0 && ap->the_default)))
1346 return ap;
1347 }
1348 }
1349
1350 return NULL;
1351}
1352
252b5132
RH
1353/*
1354FUNCTION
1355 bfd_printable_arch_mach
1356
1357SYNOPSIS
1358 const char *bfd_printable_arch_mach
c58b9523 1359 (enum bfd_architecture arch, unsigned long machine);
252b5132
RH
1360
1361DESCRIPTION
1362 Return a printable string representing the architecture and
0ef5a5bd 1363 machine type.
252b5132
RH
1364
1365 This routine is depreciated.
1366*/
1367
1368const char *
c58b9523 1369bfd_printable_arch_mach (enum bfd_architecture arch, unsigned long machine)
252b5132 1370{
047066e1 1371 const bfd_arch_info_type *ap = bfd_lookup_arch (arch, machine);
252b5132 1372
047066e1
KH
1373 if (ap)
1374 return ap->printable_name;
1375 return "UNKNOWN!";
252b5132 1376}
9a968f43
NC
1377
1378/*
1379FUNCTION
1380 bfd_octets_per_byte
1381
1382SYNOPSIS
61826503
CE
1383 unsigned int bfd_octets_per_byte (const bfd *abfd,
1384 const asection *sec);
9a968f43
NC
1385
1386DESCRIPTION
1387 Return the number of octets (8-bit quantities) per target byte
07d6d2b8
AM
1388 (minimum addressable unit). In most cases, this will be one, but some
1389 DSP targets have 16, 32, or even 48 bits per byte.
9a968f43
NC
1390*/
1391
f6af82bd 1392unsigned int
61826503 1393bfd_octets_per_byte (const bfd *abfd, const asection *sec)
9a968f43 1394{
61826503
CE
1395 if (bfd_get_flavour (abfd) == bfd_target_elf_flavour
1396 && sec != NULL
1397 && (sec->flags & SEC_ELF_OCTETS) != 0)
bb294208 1398 return 1;
61826503 1399
bb294208
AM
1400 return bfd_arch_mach_octets_per_byte (bfd_get_arch (abfd),
1401 bfd_get_mach (abfd));
9a968f43
NC
1402}
1403
1404/*
1405FUNCTION
1406 bfd_arch_mach_octets_per_byte
1407
1408SYNOPSIS
c58b9523
AM
1409 unsigned int bfd_arch_mach_octets_per_byte
1410 (enum bfd_architecture arch, unsigned long machine);
9a968f43
NC
1411
1412DESCRIPTION
1413 See bfd_octets_per_byte.
0ef5a5bd 1414
07d6d2b8
AM
1415 This routine is provided for those cases where a bfd * is not
1416 available
9a968f43
NC
1417*/
1418
f6af82bd 1419unsigned int
c58b9523
AM
1420bfd_arch_mach_octets_per_byte (enum bfd_architecture arch,
1421 unsigned long mach)
9a968f43 1422{
047066e1 1423 const bfd_arch_info_type *ap = bfd_lookup_arch (arch, mach);
0ef5a5bd 1424
047066e1
KH
1425 if (ap)
1426 return ap->bits_per_byte / 8;
1427 return 1;
9a968f43 1428}
b7761f11
L
1429
1430/*
1431INTERNAL_FUNCTION
1432 bfd_arch_default_fill
1433
1434SYNOPSIS
1435 void *bfd_arch_default_fill (bfd_size_type count,
1436 bfd_boolean is_bigendian,
1437 bfd_boolean code);
1438
1439DESCRIPTION
1440 Allocate via bfd_malloc and return a fill buffer of size COUNT.
1441 If IS_BIGENDIAN is TRUE, the order of bytes is big endian. If
1442 CODE is TRUE, the buffer contains code.
1443*/
1444
1445void *
1446bfd_arch_default_fill (bfd_size_type count,
1447 bfd_boolean is_bigendian ATTRIBUTE_UNUSED,
1448 bfd_boolean code ATTRIBUTE_UNUSED)
1449{
1450 void *fill = bfd_malloc (count);
1451 if (fill != NULL)
1452 memset (fill, 0, count);
1453 return fill;
1454}
d00dd7dc
AM
1455
1456bfd_boolean
1457_bfd_nowrite_set_arch_mach (bfd *abfd,
1458 enum bfd_architecture arch ATTRIBUTE_UNUSED,
1459 unsigned long mach ATTRIBUTE_UNUSED)
1460{
1461 return _bfd_bool_bfd_false_error (abfd);
1462}
This page took 0.9465 seconds and 4 git commands to generate.