projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[1/2][GAS][AARCH64]Add BFD_RELOC_AARCH64_TLSLE_LDST8/16/32/64_TPREL_LO12 support...
[deliverable/binutils-gdb.git] / bfd / elfxx-aarch64.c
CommitLineData
caed7120 1/* AArch64-specific support for ELF.
219d1afa 2 Copyright (C) 2009-2018 Free Software Foundation, Inc.
caed7120
YZ		 3 Contributed by ARM Ltd.
4
5 This file is part of BFD, the Binary File Descriptor library.
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 3 of the License, or
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; see the file COPYING3. If not,
19 see <http://www.gnu.org/licenses/>. */
20
21#include "sysdep.h"
22#include "elfxx-aarch64.h"
d0ae9fbd
OJ		 23#include <stdarg.h>
24#include <string.h>
caed7120
YZ		 25
26#define MASK(n) ((1u << (n)) - 1)
27
4106101c
MS		 28/* Sign-extend VALUE, which has the indicated number of BITS. */
29
30bfd_signed_vma
31_bfd_aarch64_sign_extend (bfd_vma value, int bits)
32{
33 if (value & ((bfd_vma) 1 << (bits - 1)))
34 /* VALUE is negative. */
35 value |= ((bfd_vma) - 1) << bits;
36
37 return value;
38}
39
40/* Decode the IMM field of ADRP. */
41
42uint32_t
43_bfd_aarch64_decode_adrp_imm (uint32_t insn)
44{
45 return (((insn >> 5) & MASK (19)) << 2) | ((insn >> 29) & MASK (2));
46}
47
caed7120
YZ		 48/* Reencode the imm field of add immediate. */
49static inline uint32_t
50reencode_add_imm (uint32_t insn, uint32_t imm)
51{
52 return (insn & ~(MASK (12) << 10)) | ((imm & MASK (12)) << 10);
53}
54
4106101c
MS		 55/* Reencode the IMM field of ADR. */
56
57uint32_t
58_bfd_aarch64_reencode_adr_imm (uint32_t insn, uint32_t imm)
caed7120
YZ		 59{
60 return (insn & ~((MASK (2) << 29) | (MASK (19) << 5)))
61 | ((imm & MASK (2)) << 29) | ((imm & (MASK (19) << 2)) << 3);
62}
63
64/* Reencode the imm field of ld/st pos immediate. */
65static inline uint32_t
66reencode_ldst_pos_imm (uint32_t insn, uint32_t imm)
67{
68 return (insn & ~(MASK (12) << 10)) | ((imm & MASK (12)) << 10);
69}
70
71/* Encode the 26-bit offset of unconditional branch. */
72static inline uint32_t
73reencode_branch_ofs_26 (uint32_t insn, uint32_t ofs)
74{
75 return (insn & ~MASK (26)) | (ofs & MASK (26));
76}
77
78/* Encode the 19-bit offset of conditional branch and compare & branch. */
79static inline uint32_t
80reencode_cond_branch_ofs_19 (uint32_t insn, uint32_t ofs)
81{
82 return (insn & ~(MASK (19) << 5)) | ((ofs & MASK (19)) << 5);
83}
84
85/* Decode the 19-bit offset of load literal. */
86static inline uint32_t
87reencode_ld_lit_ofs_19 (uint32_t insn, uint32_t ofs)
88{
89 return (insn & ~(MASK (19) << 5)) | ((ofs & MASK (19)) << 5);
90}
91
92/* Encode the 14-bit offset of test & branch. */
93static inline uint32_t
94reencode_tst_branch_ofs_14 (uint32_t insn, uint32_t ofs)
95{
96 return (insn & ~(MASK (14) << 5)) | ((ofs & MASK (14)) << 5);
97}
98
99/* Reencode the imm field of move wide. */
100static inline uint32_t
101reencode_movw_imm (uint32_t insn, uint32_t imm)
102{
103 return (insn & ~(MASK (16) << 5)) | ((imm & MASK (16)) << 5);
104}
105
106/* Reencode mov[zn] to movz. */
107static inline uint32_t
108reencode_movzn_to_movz (uint32_t opcode)
109{
110 return opcode | (1 << 30);
111}
112
113/* Reencode mov[zn] to movn. */
114static inline uint32_t
115reencode_movzn_to_movn (uint32_t opcode)
116{
117 return opcode & ~(1 << 30);
118}
119
120/* Return non-zero if the indicated VALUE has overflowed the maximum
121 range expressible by a unsigned number with the indicated number of
122 BITS. */
123
124static bfd_reloc_status_type
125aarch64_unsigned_overflow (bfd_vma value, unsigned int bits)
126{
127 bfd_vma lim;
128 if (bits >= sizeof (bfd_vma) * 8)
129 return bfd_reloc_ok;
130 lim = (bfd_vma) 1 << bits;
131 if (value >= lim)
132 return bfd_reloc_overflow;
133 return bfd_reloc_ok;
134}
135
136/* Return non-zero if the indicated VALUE has overflowed the maximum
137 range expressible by an signed number with the indicated number of
138 BITS. */
139
140static bfd_reloc_status_type
141aarch64_signed_overflow (bfd_vma value, unsigned int bits)
142{
143 bfd_signed_vma svalue = (bfd_signed_vma) value;
144 bfd_signed_vma lim;
145
146 if (bits >= sizeof (bfd_vma) * 8)
147 return bfd_reloc_ok;
148 lim = (bfd_signed_vma) 1 << (bits - 1);
149 if (svalue < -lim || svalue >= lim)
150 return bfd_reloc_overflow;
151 return bfd_reloc_ok;
152}
153
154/* Insert the addend/value into the instruction or data object being
155 relocated. */
156bfd_reloc_status_type
157_bfd_aarch64_elf_put_addend (bfd *abfd,
158 bfd_byte *address, bfd_reloc_code_real_type r_type,
159 reloc_howto_type *howto, bfd_signed_vma addend)
160{
161 bfd_reloc_status_type status = bfd_reloc_ok;
162 bfd_signed_vma old_addend = addend;
163 bfd_vma contents;
164 int size;
165
166 size = bfd_get_reloc_size (howto);
167 switch (size)
168 {
6346d5ca
AM		 169 case 0:
170 return status;
caed7120
YZ		 171 case 2:
172 contents = bfd_get_16 (abfd, address);
173 break;
174 case 4:
175 if (howto->src_mask != 0xffffffff)
176 /* Must be 32-bit instruction, always little-endian. */
177 contents = bfd_getl32 (address);
178 else
179 /* Must be 32-bit data (endianness dependent). */
180 contents = bfd_get_32 (abfd, address);
181 break;
182 case 8:
183 contents = bfd_get_64 (abfd, address);
184 break;
185 default:
186 abort ();
187 }
188
189 switch (howto->complain_on_overflow)
190 {
191 case complain_overflow_dont:
192 break;
193 case complain_overflow_signed:
194 status = aarch64_signed_overflow (addend,
195 howto->bitsize + howto->rightshift);
196 break;
197 case complain_overflow_unsigned:
198 status = aarch64_unsigned_overflow (addend,
199 howto->bitsize + howto->rightshift);
200 break;
201 case complain_overflow_bitfield:
202 default:
203 abort ();
204 }
205
206 addend >>= howto->rightshift;
207
208 switch (r_type)
209 {
caed7120 210 case BFD_RELOC_AARCH64_CALL26:
ce336788 211 case BFD_RELOC_AARCH64_JUMP26:
caed7120
YZ		 212 contents = reencode_branch_ofs_26 (contents, addend);
213 break;
214
215 case BFD_RELOC_AARCH64_BRANCH19:
216 contents = reencode_cond_branch_ofs_19 (contents, addend);
217 break;
218
219 case BFD_RELOC_AARCH64_TSTBR14:
220 contents = reencode_tst_branch_ofs_14 (contents, addend);
221 break;
222
caed7120 223 case BFD_RELOC_AARCH64_GOT_LD_PREL19:
ce336788
JW		 224 case BFD_RELOC_AARCH64_LD_LO19_PCREL:
225 case BFD_RELOC_AARCH64_TLSDESC_LD_PREL19:
043bf05a 226 case BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_PREL19:
caed7120
YZ		 227 if (old_addend & ((1 << howto->rightshift) - 1))
228 return bfd_reloc_overflow;
229 contents = reencode_ld_lit_ofs_19 (contents, addend);
230 break;
231
232 case BFD_RELOC_AARCH64_TLSDESC_CALL:
233 break;
234
ce336788
JW		 235 case BFD_RELOC_AARCH64_ADR_GOT_PAGE:
236 case BFD_RELOC_AARCH64_ADR_HI21_NC_PCREL:
237 case BFD_RELOC_AARCH64_ADR_HI21_PCREL:
238 case BFD_RELOC_AARCH64_ADR_LO21_PCREL:
239 case BFD_RELOC_AARCH64_TLSDESC_ADR_PAGE21:
389b8029 240 case BFD_RELOC_AARCH64_TLSDESC_ADR_PREL21:
caed7120 241 case BFD_RELOC_AARCH64_TLSGD_ADR_PAGE21:
ce336788 242 case BFD_RELOC_AARCH64_TLSGD_ADR_PREL21:
caed7120 243 case BFD_RELOC_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21:
f69e4920 244 case BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21:
77a69ff8 245 case BFD_RELOC_AARCH64_TLSLD_ADR_PREL21:
4106101c 246 contents = _bfd_aarch64_reencode_adr_imm (contents, addend);
caed7120
YZ		 247 break;
248
ce336788 249 case BFD_RELOC_AARCH64_ADD_LO12:
f955cccf 250 case BFD_RELOC_AARCH64_TLSDESC_ADD_LO12:
caed7120 251 case BFD_RELOC_AARCH64_TLSGD_ADD_LO12_NC:
6ffe9a1b 252 case BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_HI12:
40fbed84 253 case BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12:
753999c1 254 case BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12_NC:
73f925cc 255 case BFD_RELOC_AARCH64_TLSLD_ADD_LO12_NC:
caed7120 256 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_HI12:
ce336788 257 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12:
caed7120 258 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12_NC:
caed7120 259 /* Corresponds to: add rd, rn, #uimm12 to provide the low order
07d6d2b8
AM		 260 12 bits of the page offset following
261 BFD_RELOC_AARCH64_ADR_HI21_PCREL which computes the
262 (pc-relative) page base. */
caed7120
YZ		 263 contents = reencode_add_imm (contents, addend);
264 break;
265
7018c030 266 case BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14:
ce336788 267 case BFD_RELOC_AARCH64_LD32_GOT_LO12_NC:
a2e1db00 268 case BFD_RELOC_AARCH64_LD64_GOTOFF_LO15:
99ad26cb 269 case BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15:
ce336788
JW		 270 case BFD_RELOC_AARCH64_LD64_GOT_LO12_NC:
271 case BFD_RELOC_AARCH64_LDST128_LO12:
caed7120
YZ		 272 case BFD_RELOC_AARCH64_LDST16_LO12:
273 case BFD_RELOC_AARCH64_LDST32_LO12:
274 case BFD_RELOC_AARCH64_LDST64_LO12:
ce336788 275 case BFD_RELOC_AARCH64_LDST8_LO12:
caed7120 276 case BFD_RELOC_AARCH64_TLSDESC_LD32_LO12_NC:
f955cccf 277 case BFD_RELOC_AARCH64_TLSDESC_LD64_LO12:
caed7120 278 case BFD_RELOC_AARCH64_TLSIE_LD32_GOTTPREL_LO12_NC:
ce336788 279 case BFD_RELOC_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC:
07c9aa07
JW		 280 case BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12:
281 case BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC:
282 case BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12:
283 case BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC:
284 case BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12:
285 case BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC:
286 case BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12:
287 case BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC:
caed7120
YZ		 288 if (old_addend & ((1 << howto->rightshift) - 1))
289 return bfd_reloc_overflow;
290 /* Used for ldr*|str* rt, [rn, #uimm12] to provide the low order
07d6d2b8
AM		 291 12 bits of the page offset following BFD_RELOC_AARCH64_ADR_HI21_PCREL
292 which computes the (pc-relative) page base. */
caed7120
YZ		 293 contents = reencode_ldst_pos_imm (contents, addend);
294 break;
295
296 /* Group relocations to create high bits of a 16, 32, 48 or 64
07d6d2b8
AM		 297 bit signed data or abs address inline. Will change
298 instruction to MOVN or MOVZ depending on sign of calculated
299 value. */
caed7120 300
caed7120
YZ		 301 case BFD_RELOC_AARCH64_MOVW_G0_S:
302 case BFD_RELOC_AARCH64_MOVW_G1_S:
303 case BFD_RELOC_AARCH64_MOVW_G2_S:
1daf502a
RL		 304 case BFD_RELOC_AARCH64_MOVW_PREL_G0:
305 case BFD_RELOC_AARCH64_MOVW_PREL_G1:
306 case BFD_RELOC_AARCH64_MOVW_PREL_G2:
307 case BFD_RELOC_AARCH64_MOVW_PREL_G3:
6ffe9a1b
JW		 308 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0:
309 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1:
310 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G2:
ce336788
JW		 311 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0:
312 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1:
313 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G2:
caed7120
YZ		 314 /* NOTE: We can only come here with movz or movn. */
315 if (addend < 0)
316 {
317 /* Force use of MOVN. */
318 addend = ~addend;
319 contents = reencode_movzn_to_movn (contents);
320 }
321 else
322 {
323 /* Force use of MOVZ. */
324 contents = reencode_movzn_to_movz (contents);
325 }
1a0670f3 326 /* Fall through. */
caed7120
YZ		 327
328 /* Group relocations to create a 16, 32, 48 or 64 bit unsigned
07d6d2b8 329 data or abs address inline. */
caed7120
YZ		 330
331 case BFD_RELOC_AARCH64_MOVW_G0:
332 case BFD_RELOC_AARCH64_MOVW_G0_NC:
333 case BFD_RELOC_AARCH64_MOVW_G1:
334 case BFD_RELOC_AARCH64_MOVW_G1_NC:
335 case BFD_RELOC_AARCH64_MOVW_G2:
336 case BFD_RELOC_AARCH64_MOVW_G2_NC:
337 case BFD_RELOC_AARCH64_MOVW_G3:
dc8008f5 338 case BFD_RELOC_AARCH64_MOVW_GOTOFF_G0_NC:
74a1bfe1 339 case BFD_RELOC_AARCH64_MOVW_GOTOFF_G1:
1daf502a
RL		 340 case BFD_RELOC_AARCH64_MOVW_PREL_G0_NC:
341 case BFD_RELOC_AARCH64_MOVW_PREL_G1_NC:
342 case BFD_RELOC_AARCH64_MOVW_PREL_G2_NC:
0484b454
RL		 343 case BFD_RELOC_AARCH64_TLSDESC_OFF_G0_NC:
344 case BFD_RELOC_AARCH64_TLSDESC_OFF_G1:
7ba7cfe4 345 case BFD_RELOC_AARCH64_TLSGD_MOVW_G0_NC:
94facae3 346 case BFD_RELOC_AARCH64_TLSGD_MOVW_G1:
3b957e5b
RL		 347 case BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC:
348 case BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G1:
6ffe9a1b
JW		 349 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0_NC:
350 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1_NC:
ce336788
JW		 351 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0_NC:
352 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1_NC:
caed7120
YZ		 353 contents = reencode_movw_imm (contents, addend);
354 break;
355
356 default:
357 /* Repack simple data */
358 if (howto->dst_mask & (howto->dst_mask + 1))
359 return bfd_reloc_notsupported;
360
361 contents = ((contents & ~howto->dst_mask) | (addend & howto->dst_mask));
362 break;
363 }
364
365 switch (size)
366 {
367 case 2:
368 bfd_put_16 (abfd, contents, address);
369 break;
370 case 4:
371 if (howto->dst_mask != 0xffffffff)
372 /* must be 32-bit instruction, always little-endian */
373 bfd_putl32 (contents, address);
374 else
375 /* must be 32-bit data (endianness dependent) */
376 bfd_put_32 (abfd, contents, address);
377 break;
378 case 8:
379 bfd_put_64 (abfd, contents, address);
380 break;
381 default:
382 abort ();
383 }
384
385 return status;
386}
387
388bfd_vma
389_bfd_aarch64_elf_resolve_relocation (bfd_reloc_code_real_type r_type,
390 bfd_vma place, bfd_vma value,
391 bfd_vma addend, bfd_boolean weak_undef_p)
392{
393 switch (r_type)
394 {
caed7120 395 case BFD_RELOC_AARCH64_NONE:
ce336788 396 case BFD_RELOC_AARCH64_TLSDESC_CALL:
caed7120
YZ		 397 break;
398
ce336788
JW		 399 case BFD_RELOC_AARCH64_16_PCREL:
400 case BFD_RELOC_AARCH64_32_PCREL:
401 case BFD_RELOC_AARCH64_64_PCREL:
402 case BFD_RELOC_AARCH64_ADR_LO21_PCREL:
403 case BFD_RELOC_AARCH64_BRANCH19:
404 case BFD_RELOC_AARCH64_LD_LO19_PCREL:
1daf502a
RL		 405 case BFD_RELOC_AARCH64_MOVW_PREL_G0:
406 case BFD_RELOC_AARCH64_MOVW_PREL_G0_NC:
407 case BFD_RELOC_AARCH64_MOVW_PREL_G1:
408 case BFD_RELOC_AARCH64_MOVW_PREL_G1_NC:
409 case BFD_RELOC_AARCH64_MOVW_PREL_G2:
410 case BFD_RELOC_AARCH64_MOVW_PREL_G2_NC:
411 case BFD_RELOC_AARCH64_MOVW_PREL_G3:
389b8029 412 case BFD_RELOC_AARCH64_TLSDESC_ADR_PREL21:
1ada945d 413 case BFD_RELOC_AARCH64_TLSDESC_LD_PREL19:
3c12b054 414 case BFD_RELOC_AARCH64_TLSGD_ADR_PREL21:
043bf05a 415 case BFD_RELOC_AARCH64_TLSIE_LD_GOTTPREL_PREL19:
77a69ff8 416 case BFD_RELOC_AARCH64_TLSLD_ADR_PREL21:
caed7120
YZ		 417 case BFD_RELOC_AARCH64_TSTBR14:
418 if (weak_undef_p)
419 value = place;
420 value = value + addend - place;
421 break;
422
423 case BFD_RELOC_AARCH64_CALL26:
424 case BFD_RELOC_AARCH64_JUMP26:
425 value = value + addend - place;
426 break;
427
428 case BFD_RELOC_AARCH64_16:
429 case BFD_RELOC_AARCH64_32:
caed7120
YZ		 430 case BFD_RELOC_AARCH64_MOVW_G0:
431 case BFD_RELOC_AARCH64_MOVW_G0_NC:
ce336788 432 case BFD_RELOC_AARCH64_MOVW_G0_S:
caed7120
YZ		 433 case BFD_RELOC_AARCH64_MOVW_G1:
434 case BFD_RELOC_AARCH64_MOVW_G1_NC:
ce336788 435 case BFD_RELOC_AARCH64_MOVW_G1_S:
caed7120
YZ		 436 case BFD_RELOC_AARCH64_MOVW_G2:
437 case BFD_RELOC_AARCH64_MOVW_G2_NC:
ce336788 438 case BFD_RELOC_AARCH64_MOVW_G2_S:
caed7120 439 case BFD_RELOC_AARCH64_MOVW_G3:
0484b454
RL		 440 case BFD_RELOC_AARCH64_TLSDESC_OFF_G0_NC:
441 case BFD_RELOC_AARCH64_TLSDESC_OFF_G1:
7ba7cfe4 442 case BFD_RELOC_AARCH64_TLSGD_MOVW_G0_NC:
94facae3 443 case BFD_RELOC_AARCH64_TLSGD_MOVW_G1:
6ffe9a1b 444 case BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_HI12:
40fbed84 445 case BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12:
753999c1 446 case BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12_NC:
07c9aa07
JW		 447 case BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12:
448 case BFD_RELOC_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC:
449 case BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12:
450 case BFD_RELOC_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC:
451 case BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12:
452 case BFD_RELOC_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC:
453 case BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12:
454 case BFD_RELOC_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC:
6ffe9a1b
JW		 455 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0:
456 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G0_NC:
457 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1:
458 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G1_NC:
459 case BFD_RELOC_AARCH64_TLSLD_MOVW_DTPREL_G2:
caed7120
YZ		 460 value = value + addend;
461 break;
462
caed7120 463 case BFD_RELOC_AARCH64_ADR_HI21_NC_PCREL:
ce336788 464 case BFD_RELOC_AARCH64_ADR_HI21_PCREL:
caed7120
YZ		 465 if (weak_undef_p)
466 value = PG (place);
467 value = PG (value + addend) - PG (place);
468 break;
469
470 case BFD_RELOC_AARCH64_GOT_LD_PREL19:
471 value = value + addend - place;
472 break;
473
474 case BFD_RELOC_AARCH64_ADR_GOT_PAGE:
475 case BFD_RELOC_AARCH64_TLSDESC_ADR_PAGE21:
476 case BFD_RELOC_AARCH64_TLSGD_ADR_PAGE21:
477 case BFD_RELOC_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21:
f69e4920 478 case BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21:
caed7120
YZ		 479 value = PG (value + addend) - PG (place);
480 break;
481
2aff25ba 482 /* Caller must make sure addend is the base address of .got section. */
7018c030 483 case BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14:
99ad26cb 484 case BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15:
2aff25ba
JW		 485 addend = PG (addend);
486 /* Fall through. */
487 case BFD_RELOC_AARCH64_LD64_GOTOFF_LO15:
488 case BFD_RELOC_AARCH64_MOVW_GOTOFF_G0_NC:
489 case BFD_RELOC_AARCH64_MOVW_GOTOFF_G1:
490 value = value - addend;
99ad26cb
JW		 491 break;
492
caed7120 493 case BFD_RELOC_AARCH64_ADD_LO12:
caed7120 494 case BFD_RELOC_AARCH64_LD32_GOT_LO12_NC:
ce336788
JW		 495 case BFD_RELOC_AARCH64_LD64_GOT_LO12_NC:
496 case BFD_RELOC_AARCH64_LDST128_LO12:
caed7120
YZ		 497 case BFD_RELOC_AARCH64_LDST16_LO12:
498 case BFD_RELOC_AARCH64_LDST32_LO12:
499 case BFD_RELOC_AARCH64_LDST64_LO12:
ce336788 500 case BFD_RELOC_AARCH64_LDST8_LO12:
caed7120 501 case BFD_RELOC_AARCH64_TLSDESC_ADD:
f955cccf 502 case BFD_RELOC_AARCH64_TLSDESC_ADD_LO12:
caed7120 503 case BFD_RELOC_AARCH64_TLSDESC_LD32_LO12_NC:
f955cccf 504 case BFD_RELOC_AARCH64_TLSDESC_LD64_LO12:
caed7120
YZ		 505 case BFD_RELOC_AARCH64_TLSDESC_LDR:
506 case BFD_RELOC_AARCH64_TLSGD_ADD_LO12_NC:
caed7120 507 case BFD_RELOC_AARCH64_TLSIE_LD32_GOTTPREL_LO12_NC:
ce336788 508 case BFD_RELOC_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC:
caed7120
YZ		 509 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12_NC:
510 value = PG_OFFSET (value + addend);
511 break;
512
36e6c140
JW		 513 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_LO12:
514 value = value + addend;
515 break;
516
3b957e5b 517 case BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G1:
caed7120
YZ		 518 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1:
519 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G1_NC:
520 value = (value + addend) & (bfd_vma) 0xffff0000;
521 break;
522 case BFD_RELOC_AARCH64_TLSLE_ADD_TPREL_HI12:
bab91cce
JW		 523 /* Mask off low 12bits, keep all other high bits, so that the later
524 generic code could check whehter there is overflow. */
525 value = (value + addend) & ~(bfd_vma) 0xfff;
caed7120
YZ		 526 break;
527
3b957e5b 528 case BFD_RELOC_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC:
caed7120
YZ		 529 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0:
530 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G0_NC:
531 value = (value + addend) & (bfd_vma) 0xffff;
532 break;
533
534 case BFD_RELOC_AARCH64_TLSLE_MOVW_TPREL_G2:
535 value = (value + addend) & ~(bfd_vma) 0xffffffff;
536 value -= place & ~(bfd_vma) 0xffffffff;
537 break;
538
539 default:
540 break;
541 }
542
543 return value;
544}
545
546/* Hook called by the linker routine which adds symbols from an object
547 file. */
548
549bfd_boolean
550_bfd_aarch64_elf_add_symbol_hook (bfd *abfd, struct bfd_link_info *info,
551 Elf_Internal_Sym *sym,
552 const char **namep ATTRIBUTE_UNUSED,
553 flagword *flagsp ATTRIBUTE_UNUSED,
554 asection **secp ATTRIBUTE_UNUSED,
555 bfd_vma *valp ATTRIBUTE_UNUSED)
556{
a43942db 557 if (ELF_ST_TYPE (sym->st_info) == STT_GNU_IFUNC
f1885d1e
AM		 558 && (abfd->flags & DYNAMIC) == 0
559 && bfd_get_flavour (info->output_bfd) == bfd_target_elf_flavour)
a43942db 560 elf_tdata (info->output_bfd)->has_gnu_symbols |= elf_gnu_symbol_ifunc;
caed7120
YZ		 561
562 return TRUE;
563}
564
565/* Support for core dump NOTE sections. */
566
567bfd_boolean
568_bfd_aarch64_elf_grok_prstatus (bfd *abfd, Elf_Internal_Note *note)
569{
570 int offset;
571 size_t size;
572
573 switch (note->descsz)
574 {
575 default:
576 return FALSE;
577
3b570dee 578 case 392: /* sizeof(struct elf_prstatus) on Linux/arm64. */
caed7120
YZ		 579 /* pr_cursig */
580 elf_tdata (abfd)->core->signal
581 = bfd_get_16 (abfd, note->descdata + 12);
582
583 /* pr_pid */
584 elf_tdata (abfd)->core->lwpid
585 = bfd_get_32 (abfd, note->descdata + 32);
586
587 /* pr_reg */
588 offset = 112;
589 size = 272;
590
591 break;
592 }
593
594 /* Make a ".reg/999" section. */
595 return _bfd_elfcore_make_pseudosection (abfd, ".reg",
596 size, note->descpos + offset);
597}
d0ae9fbd
OJ		 598
599bfd_boolean
600_bfd_aarch64_elf_grok_psinfo (bfd *abfd, Elf_Internal_Note *note)
601{
602 switch (note->descsz)
603 {
604 default:
605 return FALSE;
606
07d6d2b8 607 case 136: /* This is sizeof(struct elf_prpsinfo) on Linux/aarch64. */
d0ae9fbd
OJ		 608 elf_tdata (abfd)->core->pid = bfd_get_32 (abfd, note->descdata + 24);
609 elf_tdata (abfd)->core->program
610 = _bfd_elfcore_strndup (abfd, note->descdata + 40, 16);
611 elf_tdata (abfd)->core->command
612 = _bfd_elfcore_strndup (abfd, note->descdata + 56, 80);
613 }
614
615 /* Note that for some reason, a spurious space is tacked
616 onto the end of the args in some (at least one anyway)
617 implementations, so strip it off if it exists. */
618
619 {
620 char *command = elf_tdata (abfd)->core->command;
621 int n = strlen (command);
622
623 if (0 < n && command[n - 1] == ' ')
624 command[n - 1] = '\0';
625 }
626
627 return TRUE;
628}
629
630char *
631_bfd_aarch64_elf_write_core_note (bfd *abfd, char *buf, int *bufsiz, int note_type,
632 ...)
633{
634 switch (note_type)
635 {
636 default:
637 return NULL;
638
639 case NT_PRPSINFO:
640 {
07d6d2b8
AM		 641 char data[136];
642 va_list ap;
d0ae9fbd 643
07d6d2b8
AM		 644 va_start (ap, note_type);
645 memset (data, 0, sizeof (data));
646 strncpy (data + 40, va_arg (ap, const char *), 16);
647 strncpy (data + 56, va_arg (ap, const char *), 80);
648 va_end (ap);
d0ae9fbd 649
07d6d2b8 650 return elfcore_write_note (abfd, buf, bufsiz, "CORE",
d0ae9fbd
OJ		 651 note_type, data, sizeof (data));
652 }
653
654 case NT_PRSTATUS:
655 {
07d6d2b8
AM		 656 char data[392];
657 va_list ap;
658 long pid;
659 int cursig;
660 const void *greg;
661
662 va_start (ap, note_type);
663 memset (data, 0, sizeof (data));
664 pid = va_arg (ap, long);
665 bfd_put_32 (abfd, pid, data + 32);
666 cursig = va_arg (ap, int);
667 bfd_put_16 (abfd, cursig, data + 12);
668 greg = va_arg (ap, const void *);
669 memcpy (data + 112, greg, 272);
670 va_end (ap);
671
672 return elfcore_write_note (abfd, buf, bufsiz, "CORE",
d0ae9fbd
OJ		 673 note_type, data, sizeof (data));
674 }
675 }
676}
GDB Binutils - Deliverables
This page took 0.387894 seconds and 4 git commands to generate.