projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Linux 3.18-rc2
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_dp.c
CommitLineData
a4fc5ed6
KP		 1/*
2 * Copyright © 2008 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Keith Packard <keithp@keithp.com>
25 *
26 */
27
28#include <linux/i2c.h>
5a0e3ad6 29#include <linux/slab.h>
2d1a8a48 30#include <linux/export.h>
01527b31
CT		 31#include <linux/notifier.h>
32#include <linux/reboot.h>
760285e7
DH		 33#include <drm/drmP.h>
34#include <drm/drm_crtc.h>
35#include <drm/drm_crtc_helper.h>
36#include <drm/drm_edid.h>
a4fc5ed6 37#include "intel_drv.h"
760285e7 38#include <drm/i915_drm.h>
a4fc5ed6 39#include "i915_drv.h"
a4fc5ed6 40
a4fc5ed6
KP		 41#define DP_LINK_CHECK_TIMEOUT (10 * 1000)
42
9dd4ffdf
CML		 43struct dp_link_dpll {
44 int link_bw;
45 struct dpll dpll;
46};
47
48static const struct dp_link_dpll gen4_dpll[] = {
49 { DP_LINK_BW_1_62,
50 { .p1 = 2, .p2 = 10, .n = 2, .m1 = 23, .m2 = 8 } },
51 { DP_LINK_BW_2_7,
52 { .p1 = 1, .p2 = 10, .n = 1, .m1 = 14, .m2 = 2 } }
53};
54
55static const struct dp_link_dpll pch_dpll[] = {
56 { DP_LINK_BW_1_62,
57 { .p1 = 2, .p2 = 10, .n = 1, .m1 = 12, .m2 = 9 } },
58 { DP_LINK_BW_2_7,
59 { .p1 = 1, .p2 = 10, .n = 2, .m1 = 14, .m2 = 8 } }
60};
61
65ce4bf5
CML		 62static const struct dp_link_dpll vlv_dpll[] = {
63 { DP_LINK_BW_1_62,
58f6e632 64 { .p1 = 3, .p2 = 2, .n = 5, .m1 = 3, .m2 = 81 } },
65ce4bf5
CML		 65 { DP_LINK_BW_2_7,
66 { .p1 = 2, .p2 = 2, .n = 1, .m1 = 2, .m2 = 27 } }
67};
68
ef9348c8
CML		 69/*
70 * CHV supports eDP 1.4 that have more link rates.
71 * Below only provides the fixed rate but exclude variable rate.
72 */
73static const struct dp_link_dpll chv_dpll[] = {
74 /*
75 * CHV requires to program fractional division for m2.
76 * m2 is stored in fixed point format using formula below
77 * (m2_int << 22) | m2_fraction
78 */
79 { DP_LINK_BW_1_62, /* m2_int = 32, m2_fraction = 1677722 */
80 { .p1 = 4, .p2 = 2, .n = 1, .m1 = 2, .m2 = 0x819999a } },
81 { DP_LINK_BW_2_7, /* m2_int = 27, m2_fraction = 0 */
82 { .p1 = 4, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 } },
83 { DP_LINK_BW_5_4, /* m2_int = 27, m2_fraction = 0 */
84 { .p1 = 2, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 } }
85};
86
cfcb0fc9
JB		 87/**
88 * is_edp - is the given port attached to an eDP panel (either CPU or PCH)
89 * @intel_dp: DP struct
90 *
91 * If a CPU or PCH DP output is attached to an eDP panel, this function
92 * will return true, and false otherwise.
93 */
94static bool is_edp(struct intel_dp *intel_dp)
95{
da63a9f2
PZ		 96 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
97
98 return intel_dig_port->base.type == INTEL_OUTPUT_EDP;
cfcb0fc9
JB		 99}
100
68b4d824 101static struct drm_device *intel_dp_to_dev(struct intel_dp *intel_dp)
cfcb0fc9 102{
68b4d824
ID		 103 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
104
105 return intel_dig_port->base.base.dev;
cfcb0fc9
JB		 106}
107
df0e9248
CW		 108static struct intel_dp *intel_attached_dp(struct drm_connector *connector)
109{
fa90ecef 110 return enc_to_intel_dp(&intel_attached_encoder(connector)->base);
df0e9248
CW		 111}
112
ea5b213a 113static void intel_dp_link_down(struct intel_dp *intel_dp);
1e0560e0 114static bool edp_panel_vdd_on(struct intel_dp *intel_dp);
4be73780 115static void edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync);
a4fc5ed6 116
0e32b39c 117int
ea5b213a 118intel_dp_max_link_bw(struct intel_dp *intel_dp)
a4fc5ed6 119{
7183dc29 120 int max_link_bw = intel_dp->dpcd[DP_MAX_LINK_RATE];
06ea66b6 121 struct drm_device *dev = intel_dp->attached_connector->base.dev;
a4fc5ed6
KP		 122
123 switch (max_link_bw) {
124 case DP_LINK_BW_1_62:
125 case DP_LINK_BW_2_7:
126 break;
d4eead50 127 case DP_LINK_BW_5_4: /* 1.2 capable displays may advertise higher bw */
9bbfd20a
PZ		 128 if (((IS_HASWELL(dev) && !IS_HSW_ULX(dev)) ||
129 INTEL_INFO(dev)->gen >= 8) &&
06ea66b6
TP		 130 intel_dp->dpcd[DP_DPCD_REV] >= 0x12)
131 max_link_bw = DP_LINK_BW_5_4;
132 else
133 max_link_bw = DP_LINK_BW_2_7;
d4eead50 134 break;
a4fc5ed6 135 default:
d4eead50
ID		 136 WARN(1, "invalid max DP link bw val %x, using 1.62Gbps\n",
137 max_link_bw);
a4fc5ed6
KP		 138 max_link_bw = DP_LINK_BW_1_62;
139 break;
140 }
141 return max_link_bw;
142}
143
eeb6324d
PZ		 144static u8 intel_dp_max_lane_count(struct intel_dp *intel_dp)
145{
146 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
147 struct drm_device *dev = intel_dig_port->base.base.dev;
148 u8 source_max, sink_max;
149
150 source_max = 4;
151 if (HAS_DDI(dev) && intel_dig_port->port == PORT_A &&
152 (intel_dig_port->saved_port_bits & DDI_A_4_LANES) == 0)
153 source_max = 2;
154
155 sink_max = drm_dp_max_lane_count(intel_dp->dpcd);
156
157 return min(source_max, sink_max);
158}
159
cd9dde44
AJ		 160/*
161 * The units on the numbers in the next two are... bizarre. Examples will
162 * make it clearer; this one parallels an example in the eDP spec.
163 *
164 * intel_dp_max_data_rate for one lane of 2.7GHz evaluates as:
165 *
166 * 270000 * 1 * 8 / 10 == 216000
167 *
168 * The actual data capacity of that configuration is 2.16Gbit/s, so the
169 * units are decakilobits. ->clock in a drm_display_mode is in kilohertz -
170 * or equivalently, kilopixels per second - so for 1680x1050R it'd be
171 * 119000. At 18bpp that's 2142000 kilobits per second.
172 *
173 * Thus the strange-looking division by 10 in intel_dp_link_required, to
174 * get the result in decakilobits instead of kilobits.
175 */
176
a4fc5ed6 177static int
c898261c 178intel_dp_link_required(int pixel_clock, int bpp)
a4fc5ed6 179{
cd9dde44 180 return (pixel_clock * bpp + 9) / 10;
a4fc5ed6
KP		 181}
182
fe27d53e
DA		 183static int
184intel_dp_max_data_rate(int max_link_clock, int max_lanes)
185{
186 return (max_link_clock * max_lanes * 8) / 10;
187}
188
c19de8eb 189static enum drm_mode_status
a4fc5ed6
KP		 190intel_dp_mode_valid(struct drm_connector *connector,
191 struct drm_display_mode *mode)
192{
df0e9248 193 struct intel_dp *intel_dp = intel_attached_dp(connector);
dd06f90e
JN		 194 struct intel_connector *intel_connector = to_intel_connector(connector);
195 struct drm_display_mode *fixed_mode = intel_connector->panel.fixed_mode;
36008365
DV		 196 int target_clock = mode->clock;
197 int max_rate, mode_rate, max_lanes, max_link_clock;
a4fc5ed6 198
dd06f90e
JN		 199 if (is_edp(intel_dp) && fixed_mode) {
200 if (mode->hdisplay > fixed_mode->hdisplay)
7de56f43
ZY		 201 return MODE_PANEL;
202
dd06f90e 203 if (mode->vdisplay > fixed_mode->vdisplay)
7de56f43 204 return MODE_PANEL;
03afc4a2
DV		 205
206 target_clock = fixed_mode->clock;
7de56f43
ZY		 207 }
208
36008365 209 max_link_clock = drm_dp_bw_code_to_link_rate(intel_dp_max_link_bw(intel_dp));
eeb6324d 210 max_lanes = intel_dp_max_lane_count(intel_dp);
36008365
DV		 211
212 max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes);
213 mode_rate = intel_dp_link_required(target_clock, 18);
214
215 if (mode_rate > max_rate)
c4867936 216 return MODE_CLOCK_HIGH;
a4fc5ed6
KP		 217
218 if (mode->clock < 10000)
219 return MODE_CLOCK_LOW;
220
0af78a2b
DV		 221 if (mode->flags & DRM_MODE_FLAG_DBLCLK)
222 return MODE_H_ILLEGAL;
223
a4fc5ed6
KP		 224 return MODE_OK;
225}
226
227static uint32_t
228pack_aux(uint8_t *src, int src_bytes)
229{
230 int i;
231 uint32_t v = 0;
232
233 if (src_bytes > 4)
234 src_bytes = 4;
235 for (i = 0; i < src_bytes; i++)
236 v |= ((uint32_t) src[i]) << ((3-i) * 8);
237 return v;
238}
239
240static void
241unpack_aux(uint32_t src, uint8_t *dst, int dst_bytes)
242{
243 int i;
244 if (dst_bytes > 4)
245 dst_bytes = 4;
246 for (i = 0; i < dst_bytes; i++)
247 dst[i] = src >> ((3-i) * 8);
248}
249
fb0f8fbf
KP		 250/* hrawclock is 1/4 the FSB frequency */
251static int
252intel_hrawclk(struct drm_device *dev)
253{
254 struct drm_i915_private *dev_priv = dev->dev_private;
255 uint32_t clkcfg;
256
9473c8f4
VP		 257 /* There is no CLKCFG reg in Valleyview. VLV hrawclk is 200 MHz */
258 if (IS_VALLEYVIEW(dev))
259 return 200;
260
fb0f8fbf
KP		 261 clkcfg = I915_READ(CLKCFG);
262 switch (clkcfg & CLKCFG_FSB_MASK) {
263 case CLKCFG_FSB_400:
264 return 100;
265 case CLKCFG_FSB_533:
266 return 133;
267 case CLKCFG_FSB_667:
268 return 166;
269 case CLKCFG_FSB_800:
270 return 200;
271 case CLKCFG_FSB_1067:
272 return 266;
273 case CLKCFG_FSB_1333:
274 return 333;
275 /* these two are just a guess; one of them might be right */
276 case CLKCFG_FSB_1600:
277 case CLKCFG_FSB_1600_ALT:
278 return 400;
279 default:
280 return 133;
281 }
282}
283
bf13e81b
JN		 284static void
285intel_dp_init_panel_power_sequencer(struct drm_device *dev,
286 struct intel_dp *intel_dp,
287 struct edp_power_seq *out);
288static void
289intel_dp_init_panel_power_sequencer_registers(struct drm_device *dev,
290 struct intel_dp *intel_dp,
291 struct edp_power_seq *out);
292
773538e8
VS		 293static void pps_lock(struct intel_dp *intel_dp)
294{
295 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
296 struct intel_encoder *encoder = &intel_dig_port->base;
297 struct drm_device *dev = encoder->base.dev;
298 struct drm_i915_private *dev_priv = dev->dev_private;
299 enum intel_display_power_domain power_domain;
300
301 /*
302 * See vlv_power_sequencer_reset() why we need
303 * a power domain reference here.
304 */
305 power_domain = intel_display_port_power_domain(encoder);
306 intel_display_power_get(dev_priv, power_domain);
307
308 mutex_lock(&dev_priv->pps_mutex);
309}
310
311static void pps_unlock(struct intel_dp *intel_dp)
312{
313 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
314 struct intel_encoder *encoder = &intel_dig_port->base;
315 struct drm_device *dev = encoder->base.dev;
316 struct drm_i915_private *dev_priv = dev->dev_private;
317 enum intel_display_power_domain power_domain;
318
319 mutex_unlock(&dev_priv->pps_mutex);
320
321 power_domain = intel_display_port_power_domain(encoder);
322 intel_display_power_put(dev_priv, power_domain);
323}
324
bf13e81b
JN		 325static enum pipe
326vlv_power_sequencer_pipe(struct intel_dp *intel_dp)
327{
328 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
bf13e81b
JN		 329 struct drm_device *dev = intel_dig_port->base.base.dev;
330 struct drm_i915_private *dev_priv = dev->dev_private;
a4a5d2f8
VS		 331 struct intel_encoder *encoder;
332 unsigned int pipes = (1 << PIPE_A) | (1 << PIPE_B);
333 struct edp_power_seq power_seq;
bf13e81b 334
e39b999a 335 lockdep_assert_held(&dev_priv->pps_mutex);
bf13e81b 336
a4a5d2f8
VS		 337 if (intel_dp->pps_pipe != INVALID_PIPE)
338 return intel_dp->pps_pipe;
339
340 /*
341 * We don't have power sequencer currently.
342 * Pick one that's not used by other ports.
343 */
344 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
345 base.head) {
346 struct intel_dp *tmp;
347
348 if (encoder->type != INTEL_OUTPUT_EDP)
349 continue;
350
351 tmp = enc_to_intel_dp(&encoder->base);
352
353 if (tmp->pps_pipe != INVALID_PIPE)
354 pipes &= ~(1 << tmp->pps_pipe);
355 }
356
357 /*
358 * Didn't find one. This should not happen since there
359 * are two power sequencers and up to two eDP ports.
360 */
361 if (WARN_ON(pipes == 0))
362 return PIPE_A;
363
364 intel_dp->pps_pipe = ffs(pipes) - 1;
365
366 DRM_DEBUG_KMS("picked pipe %c power sequencer for port %c\n",
367 pipe_name(intel_dp->pps_pipe),
368 port_name(intel_dig_port->port));
369
370 /* init power sequencer on this pipe and port */
371 intel_dp_init_panel_power_sequencer(dev, intel_dp, &power_seq);
372 intel_dp_init_panel_power_sequencer_registers(dev, intel_dp,
373 &power_seq);
374
375 return intel_dp->pps_pipe;
376}
377
6491ab27
VS		 378typedef bool (*vlv_pipe_check)(struct drm_i915_private *dev_priv,
379 enum pipe pipe);
380
381static bool vlv_pipe_has_pp_on(struct drm_i915_private *dev_priv,
382 enum pipe pipe)
383{
384 return I915_READ(VLV_PIPE_PP_STATUS(pipe)) & PP_ON;
385}
386
387static bool vlv_pipe_has_vdd_on(struct drm_i915_private *dev_priv,
388 enum pipe pipe)
389{
390 return I915_READ(VLV_PIPE_PP_CONTROL(pipe)) & EDP_FORCE_VDD;
391}
392
393static bool vlv_pipe_any(struct drm_i915_private *dev_priv,
394 enum pipe pipe)
395{
396 return true;
397}
bf13e81b 398
a4a5d2f8 399static enum pipe
6491ab27
VS		 400vlv_initial_pps_pipe(struct drm_i915_private *dev_priv,
401 enum port port,
402 vlv_pipe_check pipe_check)
a4a5d2f8
VS		 403{
404 enum pipe pipe;
bf13e81b 405
bf13e81b
JN		 406 for (pipe = PIPE_A; pipe <= PIPE_B; pipe++) {
407 u32 port_sel = I915_READ(VLV_PIPE_PP_ON_DELAYS(pipe)) &
408 PANEL_PORT_SELECT_MASK;
a4a5d2f8
VS		 409
410 if (port_sel != PANEL_PORT_SELECT_VLV(port))
411 continue;
412
6491ab27
VS		 413 if (!pipe_check(dev_priv, pipe))
414 continue;
415
a4a5d2f8 416 return pipe;
bf13e81b
JN		 417 }
418
a4a5d2f8
VS		 419 return INVALID_PIPE;
420}
421
422static void
423vlv_initial_power_sequencer_setup(struct intel_dp *intel_dp)
424{
425 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
426 struct drm_device *dev = intel_dig_port->base.base.dev;
427 struct drm_i915_private *dev_priv = dev->dev_private;
428 struct edp_power_seq power_seq;
429 enum port port = intel_dig_port->port;
430
431 lockdep_assert_held(&dev_priv->pps_mutex);
432
433 /* try to find a pipe with this port selected */
6491ab27
VS		 434 /* first pick one where the panel is on */
435 intel_dp->pps_pipe = vlv_initial_pps_pipe(dev_priv, port,
436 vlv_pipe_has_pp_on);
437 /* didn't find one? pick one where vdd is on */
438 if (intel_dp->pps_pipe == INVALID_PIPE)
439 intel_dp->pps_pipe = vlv_initial_pps_pipe(dev_priv, port,
440 vlv_pipe_has_vdd_on);
441 /* didn't find one? pick one with just the correct port */
442 if (intel_dp->pps_pipe == INVALID_PIPE)
443 intel_dp->pps_pipe = vlv_initial_pps_pipe(dev_priv, port,
444 vlv_pipe_any);
a4a5d2f8
VS		 445
446 /* didn't find one? just let vlv_power_sequencer_pipe() pick one when needed */
447 if (intel_dp->pps_pipe == INVALID_PIPE) {
448 DRM_DEBUG_KMS("no initial power sequencer for port %c\n",
449 port_name(port));
450 return;
bf13e81b
JN		 451 }
452
a4a5d2f8
VS		 453 DRM_DEBUG_KMS("initial power sequencer for port %c: pipe %c\n",
454 port_name(port), pipe_name(intel_dp->pps_pipe));
455
456 intel_dp_init_panel_power_sequencer(dev, intel_dp, &power_seq);
457 intel_dp_init_panel_power_sequencer_registers(dev, intel_dp,
458 &power_seq);
bf13e81b
JN		 459}
460
773538e8
VS		 461void vlv_power_sequencer_reset(struct drm_i915_private *dev_priv)
462{
463 struct drm_device *dev = dev_priv->dev;
464 struct intel_encoder *encoder;
465
466 if (WARN_ON(!IS_VALLEYVIEW(dev)))
467 return;
468
469 /*
470 * We can't grab pps_mutex here due to deadlock with power_domain
471 * mutex when power_domain functions are called while holding pps_mutex.
472 * That also means that in order to use pps_pipe the code needs to
473 * hold both a power domain reference and pps_mutex, and the power domain
474 * reference get/put must be done while _not_ holding pps_mutex.
475 * pps_{lock,unlock}() do these steps in the correct order, so one
476 * should use them always.
477 */
478
479 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
480 struct intel_dp *intel_dp;
481
482 if (encoder->type != INTEL_OUTPUT_EDP)
483 continue;
484
485 intel_dp = enc_to_intel_dp(&encoder->base);
486 intel_dp->pps_pipe = INVALID_PIPE;
487 }
bf13e81b
JN		 488}
489
490static u32 _pp_ctrl_reg(struct intel_dp *intel_dp)
491{
492 struct drm_device *dev = intel_dp_to_dev(intel_dp);
493
494 if (HAS_PCH_SPLIT(dev))
495 return PCH_PP_CONTROL;
496 else
497 return VLV_PIPE_PP_CONTROL(vlv_power_sequencer_pipe(intel_dp));
498}
499
500static u32 _pp_stat_reg(struct intel_dp *intel_dp)
501{
502 struct drm_device *dev = intel_dp_to_dev(intel_dp);
503
504 if (HAS_PCH_SPLIT(dev))
505 return PCH_PP_STATUS;
506 else
507 return VLV_PIPE_PP_STATUS(vlv_power_sequencer_pipe(intel_dp));
508}
509
01527b31
CT		 510/* Reboot notifier handler to shutdown panel power to guarantee T12 timing
511 This function only applicable when panel PM state is not to be tracked */
512static int edp_notify_handler(struct notifier_block *this, unsigned long code,
513 void *unused)
514{
515 struct intel_dp *intel_dp = container_of(this, typeof(* intel_dp),
516 edp_notifier);
517 struct drm_device *dev = intel_dp_to_dev(intel_dp);
518 struct drm_i915_private *dev_priv = dev->dev_private;
519 u32 pp_div;
520 u32 pp_ctrl_reg, pp_div_reg;
01527b31
CT		 521
522 if (!is_edp(intel_dp) || code != SYS_RESTART)
523 return 0;
524
773538e8 525 pps_lock(intel_dp);
e39b999a 526
01527b31 527 if (IS_VALLEYVIEW(dev)) {
e39b999a
VS		 528 enum pipe pipe = vlv_power_sequencer_pipe(intel_dp);
529
01527b31
CT		 530 pp_ctrl_reg = VLV_PIPE_PP_CONTROL(pipe);
531 pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe);
532 pp_div = I915_READ(pp_div_reg);
533 pp_div &= PP_REFERENCE_DIVIDER_MASK;
534
535 /* 0x1F write to PP_DIV_REG sets max cycle delay */
536 I915_WRITE(pp_div_reg, pp_div | 0x1F);
537 I915_WRITE(pp_ctrl_reg, PANEL_UNLOCK_REGS | PANEL_POWER_OFF);
538 msleep(intel_dp->panel_power_cycle_delay);
539 }
540
773538e8 541 pps_unlock(intel_dp);
e39b999a 542
01527b31
CT		 543 return 0;
544}
545
4be73780 546static bool edp_have_panel_power(struct intel_dp *intel_dp)
ebf33b18 547{
30add22d 548 struct drm_device *dev = intel_dp_to_dev(intel_dp);
ebf33b18
KP		 549 struct drm_i915_private *dev_priv = dev->dev_private;
550
e39b999a
VS		 551 lockdep_assert_held(&dev_priv->pps_mutex);
552
bf13e81b 553 return (I915_READ(_pp_stat_reg(intel_dp)) & PP_ON) != 0;
ebf33b18
KP		 554}
555
4be73780 556static bool edp_have_panel_vdd(struct intel_dp *intel_dp)
ebf33b18 557{
30add22d 558 struct drm_device *dev = intel_dp_to_dev(intel_dp);
ebf33b18
KP		 559 struct drm_i915_private *dev_priv = dev->dev_private;
560
e39b999a
VS		 561 lockdep_assert_held(&dev_priv->pps_mutex);
562
773538e8 563 return I915_READ(_pp_ctrl_reg(intel_dp)) & EDP_FORCE_VDD;
ebf33b18
KP		 564}
565
9b984dae
KP		 566static void
567intel_dp_check_edp(struct intel_dp *intel_dp)
568{
30add22d 569 struct drm_device *dev = intel_dp_to_dev(intel_dp);
9b984dae 570 struct drm_i915_private *dev_priv = dev->dev_private;
ebf33b18 571
9b984dae
KP		 572 if (!is_edp(intel_dp))
573 return;
453c5420 574
4be73780 575 if (!edp_have_panel_power(intel_dp) && !edp_have_panel_vdd(intel_dp)) {
9b984dae
KP		 576 WARN(1, "eDP powered off while attempting aux channel communication.\n");
577 DRM_DEBUG_KMS("Status 0x%08x Control 0x%08x\n",
bf13e81b
JN		 578 I915_READ(_pp_stat_reg(intel_dp)),
579 I915_READ(_pp_ctrl_reg(intel_dp)));
9b984dae
KP		 580 }
581}
582
9ee32fea
DV		 583static uint32_t
584intel_dp_aux_wait_done(struct intel_dp *intel_dp, bool has_aux_irq)
585{
586 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
587 struct drm_device *dev = intel_dig_port->base.base.dev;
588 struct drm_i915_private *dev_priv = dev->dev_private;
9ed35ab1 589 uint32_t ch_ctl = intel_dp->aux_ch_ctl_reg;
9ee32fea
DV		 590 uint32_t status;
591 bool done;
592
ef04f00d 593#define C (((status = I915_READ_NOTRACE(ch_ctl)) & DP_AUX_CH_CTL_SEND_BUSY) == 0)
9ee32fea 594 if (has_aux_irq)
b18ac466 595 done = wait_event_timeout(dev_priv->gmbus_wait_queue, C,
3598706b 596 msecs_to_jiffies_timeout(10));
9ee32fea
DV		 597 else
598 done = wait_for_atomic(C, 10) == 0;
599 if (!done)
600 DRM_ERROR("dp aux hw did not signal timeout (has irq: %i)!\n",
601 has_aux_irq);
602#undef C
603
604 return status;
605}
606
ec5b01dd 607static uint32_t i9xx_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
a4fc5ed6 608{
174edf1f
PZ		 609 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
610 struct drm_device *dev = intel_dig_port->base.base.dev;
9ee32fea 611
ec5b01dd
DL		 612 /*
613 * The clock divider is based off the hrawclk, and would like to run at
614 * 2MHz. So, take the hrawclk value and divide by 2 and use that
a4fc5ed6 615 */
ec5b01dd
DL		 616 return index ? 0 : intel_hrawclk(dev) / 2;
617}
618
619static uint32_t ilk_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
620{
621 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
622 struct drm_device *dev = intel_dig_port->base.base.dev;
623
624 if (index)
625 return 0;
626
627 if (intel_dig_port->port == PORT_A) {
628 if (IS_GEN6(dev) || IS_GEN7(dev))
b84a1cf8 629 return 200; /* SNB & IVB eDP input clock at 400Mhz */
e3421a18 630 else
b84a1cf8 631 return 225; /* eDP input clock at 450Mhz */
ec5b01dd
DL		 632 } else {
633 return DIV_ROUND_UP(intel_pch_rawclk(dev), 2);
634 }
635}
636
637static uint32_t hsw_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
638{
639 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
640 struct drm_device *dev = intel_dig_port->base.base.dev;
641 struct drm_i915_private *dev_priv = dev->dev_private;
642
643 if (intel_dig_port->port == PORT_A) {
644 if (index)
645 return 0;
646 return DIV_ROUND_CLOSEST(intel_ddi_get_cdclk_freq(dev_priv), 2000);
2c55c336
JN		 647 } else if (dev_priv->pch_id == INTEL_PCH_LPT_DEVICE_ID_TYPE) {
648 /* Workaround for non-ULT HSW */
bc86625a
CW		 649 switch (index) {
650 case 0: return 63;
651 case 1: return 72;
652 default: return 0;
653 }
ec5b01dd 654 } else {
bc86625a 655 return index ? 0 : DIV_ROUND_UP(intel_pch_rawclk(dev), 2);
2c55c336 656 }
b84a1cf8
RV		 657}
658
ec5b01dd
DL		 659static uint32_t vlv_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
660{
661 return index ? 0 : 100;
662}
663
5ed12a19
DL		 664static uint32_t i9xx_get_aux_send_ctl(struct intel_dp *intel_dp,
665 bool has_aux_irq,
666 int send_bytes,
667 uint32_t aux_clock_divider)
668{
669 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
670 struct drm_device *dev = intel_dig_port->base.base.dev;
671 uint32_t precharge, timeout;
672
673 if (IS_GEN6(dev))
674 precharge = 3;
675 else
676 precharge = 5;
677
678 if (IS_BROADWELL(dev) && intel_dp->aux_ch_ctl_reg == DPA_AUX_CH_CTL)
679 timeout = DP_AUX_CH_CTL_TIME_OUT_600us;
680 else
681 timeout = DP_AUX_CH_CTL_TIME_OUT_400us;
682
683 return DP_AUX_CH_CTL_SEND_BUSY |
788d4433 684 DP_AUX_CH_CTL_DONE |
5ed12a19 685 (has_aux_irq ? DP_AUX_CH_CTL_INTERRUPT : 0) |
788d4433 686 DP_AUX_CH_CTL_TIME_OUT_ERROR |
5ed12a19 687 timeout |
788d4433 688 DP_AUX_CH_CTL_RECEIVE_ERROR |
5ed12a19
DL		 689 (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) |
690 (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) |
788d4433 691 (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT);
5ed12a19
DL		 692}
693
b84a1cf8
RV		 694static int
695intel_dp_aux_ch(struct intel_dp *intel_dp,
696 uint8_t *send, int send_bytes,
697 uint8_t *recv, int recv_size)
698{
699 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
700 struct drm_device *dev = intel_dig_port->base.base.dev;
701 struct drm_i915_private *dev_priv = dev->dev_private;
702 uint32_t ch_ctl = intel_dp->aux_ch_ctl_reg;
703 uint32_t ch_data = ch_ctl + 4;
bc86625a 704 uint32_t aux_clock_divider;
b84a1cf8
RV		 705 int i, ret, recv_bytes;
706 uint32_t status;
5ed12a19 707 int try, clock = 0;
4e6b788c 708 bool has_aux_irq = HAS_AUX_IRQ(dev);
884f19e9
JN		 709 bool vdd;
710
773538e8 711 pps_lock(intel_dp);
e39b999a 712
72c3500a
VS		 713 /*
714 * We will be called with VDD already enabled for dpcd/edid/oui reads.
715 * In such cases we want to leave VDD enabled and it's up to upper layers
716 * to turn it off. But for eg. i2c-dev access we need to turn it on/off
717 * ourselves.
718 */
1e0560e0 719 vdd = edp_panel_vdd_on(intel_dp);
b84a1cf8
RV		 720
721 /* dp aux is extremely sensitive to irq latency, hence request the
722 * lowest possible wakeup latency and so prevent the cpu from going into
723 * deep sleep states.
724 */
725 pm_qos_update_request(&dev_priv->pm_qos, 0);
726
727 intel_dp_check_edp(intel_dp);
5eb08b69 728
c67a470b
PZ		 729 intel_aux_display_runtime_get(dev_priv);
730
11bee43e
JB		 731 /* Try to wait for any previous AUX channel activity */
732 for (try = 0; try < 3; try++) {
ef04f00d 733 status = I915_READ_NOTRACE(ch_ctl);
11bee43e
JB		 734 if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0)
735 break;
736 msleep(1);
737 }
738
739 if (try == 3) {
740 WARN(1, "dp_aux_ch not started status 0x%08x\n",
741 I915_READ(ch_ctl));
9ee32fea
DV		 742 ret = -EBUSY;
743 goto out;
4f7f7b7e
CW		 744 }
745
46a5ae9f
PZ		 746 /* Only 5 data registers! */
747 if (WARN_ON(send_bytes > 20 || recv_size > 20)) {
748 ret = -E2BIG;
749 goto out;
750 }
751
ec5b01dd 752 while ((aux_clock_divider = intel_dp->get_aux_clock_divider(intel_dp, clock++))) {
153b1100
DL		 753 u32 send_ctl = intel_dp->get_aux_send_ctl(intel_dp,
754 has_aux_irq,
755 send_bytes,
756 aux_clock_divider);
5ed12a19 757
bc86625a
CW		 758 /* Must try at least 3 times according to DP spec */
759 for (try = 0; try < 5; try++) {
760 /* Load the send data into the aux channel data registers */
761 for (i = 0; i < send_bytes; i += 4)
762 I915_WRITE(ch_data + i,
763 pack_aux(send + i, send_bytes - i));
764
765 /* Send the command and wait for it to complete */
5ed12a19 766 I915_WRITE(ch_ctl, send_ctl);
bc86625a
CW		 767
768 status = intel_dp_aux_wait_done(intel_dp, has_aux_irq);
769
770 /* Clear done status and any errors */
771 I915_WRITE(ch_ctl,
772 status |
773 DP_AUX_CH_CTL_DONE |
774 DP_AUX_CH_CTL_TIME_OUT_ERROR |
775 DP_AUX_CH_CTL_RECEIVE_ERROR);
776
777 if (status & (DP_AUX_CH_CTL_TIME_OUT_ERROR |
778 DP_AUX_CH_CTL_RECEIVE_ERROR))
779 continue;
780 if (status & DP_AUX_CH_CTL_DONE)
781 break;
782 }
4f7f7b7e 783 if (status & DP_AUX_CH_CTL_DONE)
a4fc5ed6
KP		 784 break;
785 }
786
a4fc5ed6 787 if ((status & DP_AUX_CH_CTL_DONE) == 0) {
1ae8c0a5 788 DRM_ERROR("dp_aux_ch not done status 0x%08x\n", status);
9ee32fea
DV		 789 ret = -EBUSY;
790 goto out;
a4fc5ed6
KP		 791 }
792
793 /* Check for timeout or receive error.
794 * Timeouts occur when the sink is not connected
795 */
a5b3da54 796 if (status & DP_AUX_CH_CTL_RECEIVE_ERROR) {
1ae8c0a5 797 DRM_ERROR("dp_aux_ch receive error status 0x%08x\n", status);
9ee32fea
DV		 798 ret = -EIO;
799 goto out;
a5b3da54 800 }
1ae8c0a5
KP		 801
802 /* Timeouts occur when the device isn't connected, so they're
803 * "normal" -- don't fill the kernel log with these */
a5b3da54 804 if (status & DP_AUX_CH_CTL_TIME_OUT_ERROR) {
28c97730 805 DRM_DEBUG_KMS("dp_aux_ch timeout status 0x%08x\n", status);
9ee32fea
DV		 806 ret = -ETIMEDOUT;
807 goto out;
a4fc5ed6
KP		 808 }
809
810 /* Unload any bytes sent back from the other side */
811 recv_bytes = ((status & DP_AUX_CH_CTL_MESSAGE_SIZE_MASK) >>
812 DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT);
a4fc5ed6
KP		 813 if (recv_bytes > recv_size)
814 recv_bytes = recv_size;
0206e353 815
4f7f7b7e
CW		 816 for (i = 0; i < recv_bytes; i += 4)
817 unpack_aux(I915_READ(ch_data + i),
818 recv + i, recv_bytes - i);
a4fc5ed6 819
9ee32fea
DV		 820 ret = recv_bytes;
821out:
822 pm_qos_update_request(&dev_priv->pm_qos, PM_QOS_DEFAULT_VALUE);
c67a470b 823 intel_aux_display_runtime_put(dev_priv);
9ee32fea 824
884f19e9
JN		 825 if (vdd)
826 edp_panel_vdd_off(intel_dp, false);
827
773538e8 828 pps_unlock(intel_dp);
e39b999a 829
9ee32fea 830 return ret;
a4fc5ed6
KP		 831}
832
a6c8aff0
JN		 833#define BARE_ADDRESS_SIZE 3
834#define HEADER_SIZE (BARE_ADDRESS_SIZE + 1)
9d1a1031
JN		 835static ssize_t
836intel_dp_aux_transfer(struct drm_dp_aux *aux, struct drm_dp_aux_msg *msg)
a4fc5ed6 837{
9d1a1031
JN		 838 struct intel_dp *intel_dp = container_of(aux, struct intel_dp, aux);
839 uint8_t txbuf[20], rxbuf[20];
840 size_t txsize, rxsize;
a4fc5ed6 841 int ret;
a4fc5ed6 842
9d1a1031
JN		 843 txbuf[0] = msg->request << 4;
844 txbuf[1] = msg->address >> 8;
845 txbuf[2] = msg->address & 0xff;
846 txbuf[3] = msg->size - 1;
46a5ae9f 847
9d1a1031
JN		 848 switch (msg->request & ~DP_AUX_I2C_MOT) {
849 case DP_AUX_NATIVE_WRITE:
850 case DP_AUX_I2C_WRITE:
a6c8aff0 851 txsize = msg->size ? HEADER_SIZE + msg->size : BARE_ADDRESS_SIZE;
9d1a1031 852 rxsize = 1;
f51a44b9 853
9d1a1031
JN		 854 if (WARN_ON(txsize > 20))
855 return -E2BIG;
a4fc5ed6 856
9d1a1031 857 memcpy(txbuf + HEADER_SIZE, msg->buffer, msg->size);
a4fc5ed6 858
9d1a1031
JN		 859 ret = intel_dp_aux_ch(intel_dp, txbuf, txsize, rxbuf, rxsize);
860 if (ret > 0) {
861 msg->reply = rxbuf[0] >> 4;
a4fc5ed6 862
9d1a1031
JN		 863 /* Return payload size. */
864 ret = msg->size;
865 }
866 break;
46a5ae9f 867
9d1a1031
JN		 868 case DP_AUX_NATIVE_READ:
869 case DP_AUX_I2C_READ:
a6c8aff0 870 txsize = msg->size ? HEADER_SIZE : BARE_ADDRESS_SIZE;
9d1a1031 871 rxsize = msg->size + 1;
a4fc5ed6 872
9d1a1031
JN		 873 if (WARN_ON(rxsize > 20))
874 return -E2BIG;
a4fc5ed6 875
9d1a1031
JN		 876 ret = intel_dp_aux_ch(intel_dp, txbuf, txsize, rxbuf, rxsize);
877 if (ret > 0) {
878 msg->reply = rxbuf[0] >> 4;
879 /*
880 * Assume happy day, and copy the data. The caller is
881 * expected to check msg->reply before touching it.
882 *
883 * Return payload size.
884 */
885 ret--;
886 memcpy(msg->buffer, rxbuf + 1, ret);
a4fc5ed6 887 }
9d1a1031
JN		 888 break;
889
890 default:
891 ret = -EINVAL;
892 break;
a4fc5ed6 893 }
f51a44b9 894
9d1a1031 895 return ret;
a4fc5ed6
KP		 896}
897
9d1a1031
JN		 898static void
899intel_dp_aux_init(struct intel_dp *intel_dp, struct intel_connector *connector)
900{
901 struct drm_device *dev = intel_dp_to_dev(intel_dp);
33ad6626
JN		 902 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
903 enum port port = intel_dig_port->port;
0b99836f 904 const char *name = NULL;
ab2c0672
DA		 905 int ret;
906
33ad6626
JN		 907 switch (port) {
908 case PORT_A:
909 intel_dp->aux_ch_ctl_reg = DPA_AUX_CH_CTL;
0b99836f 910 name = "DPDDC-A";
ab2c0672 911 break;
33ad6626
JN		 912 case PORT_B:
913 intel_dp->aux_ch_ctl_reg = PCH_DPB_AUX_CH_CTL;
0b99836f 914 name = "DPDDC-B";
ab2c0672 915 break;
33ad6626
JN		 916 case PORT_C:
917 intel_dp->aux_ch_ctl_reg = PCH_DPC_AUX_CH_CTL;
0b99836f 918 name = "DPDDC-C";
ab2c0672 919 break;
33ad6626
JN		 920 case PORT_D:
921 intel_dp->aux_ch_ctl_reg = PCH_DPD_AUX_CH_CTL;
0b99836f 922 name = "DPDDC-D";
33ad6626
JN		 923 break;
924 default:
925 BUG();
ab2c0672
DA		 926 }
927
33ad6626
JN		 928 if (!HAS_DDI(dev))
929 intel_dp->aux_ch_ctl_reg = intel_dp->output_reg + 0x10;
8316f337 930
0b99836f 931 intel_dp->aux.name = name;
9d1a1031
JN		 932 intel_dp->aux.dev = dev->dev;
933 intel_dp->aux.transfer = intel_dp_aux_transfer;
8316f337 934
0b99836f
JN		 935 DRM_DEBUG_KMS("registering %s bus for %s\n", name,
936 connector->base.kdev->kobj.name);
8316f337 937
4f71d0cb 938 ret = drm_dp_aux_register(&intel_dp->aux);
0b99836f 939 if (ret < 0) {
4f71d0cb 940 DRM_ERROR("drm_dp_aux_register() for %s failed (%d)\n",
0b99836f
JN		 941 name, ret);
942 return;
ab2c0672 943 }
8a5e6aeb 944
0b99836f
JN		 945 ret = sysfs_create_link(&connector->base.kdev->kobj,
946 &intel_dp->aux.ddc.dev.kobj,
947 intel_dp->aux.ddc.dev.kobj.name);
948 if (ret < 0) {
949 DRM_ERROR("sysfs_create_link() for %s failed (%d)\n", name, ret);
4f71d0cb 950 drm_dp_aux_unregister(&intel_dp->aux);
ab2c0672 951 }
a4fc5ed6
KP		 952}
953
80f65de3
ID		 954static void
955intel_dp_connector_unregister(struct intel_connector *intel_connector)
956{
957 struct intel_dp *intel_dp = intel_attached_dp(&intel_connector->base);
958
0e32b39c
DA		 959 if (!intel_connector->mst_port)
960 sysfs_remove_link(&intel_connector->base.kdev->kobj,
961 intel_dp->aux.ddc.dev.kobj.name);
80f65de3
ID		 962 intel_connector_unregister(intel_connector);
963}
964
0e50338c
DV		 965static void
966hsw_dp_set_ddi_pll_sel(struct intel_crtc_config *pipe_config, int link_bw)
967{
968 switch (link_bw) {
969 case DP_LINK_BW_1_62:
970 pipe_config->ddi_pll_sel = PORT_CLK_SEL_LCPLL_810;
971 break;
972 case DP_LINK_BW_2_7:
973 pipe_config->ddi_pll_sel = PORT_CLK_SEL_LCPLL_1350;
974 break;
975 case DP_LINK_BW_5_4:
976 pipe_config->ddi_pll_sel = PORT_CLK_SEL_LCPLL_2700;
977 break;
978 }
979}
980
c6bb3538
DV		 981static void
982intel_dp_set_clock(struct intel_encoder *encoder,
983 struct intel_crtc_config *pipe_config, int link_bw)
984{
985 struct drm_device *dev = encoder->base.dev;
9dd4ffdf
CML		 986 const struct dp_link_dpll *divisor = NULL;
987 int i, count = 0;
c6bb3538
DV		 988
989 if (IS_G4X(dev)) {
9dd4ffdf
CML		 990 divisor = gen4_dpll;
991 count = ARRAY_SIZE(gen4_dpll);
c6bb3538 992 } else if (HAS_PCH_SPLIT(dev)) {
9dd4ffdf
CML		 993 divisor = pch_dpll;
994 count = ARRAY_SIZE(pch_dpll);
ef9348c8
CML		 995 } else if (IS_CHERRYVIEW(dev)) {
996 divisor = chv_dpll;
997 count = ARRAY_SIZE(chv_dpll);
c6bb3538 998 } else if (IS_VALLEYVIEW(dev)) {
65ce4bf5
CML		 999 divisor = vlv_dpll;
1000 count = ARRAY_SIZE(vlv_dpll);
c6bb3538 1001 }
9dd4ffdf
CML		 1002
1003 if (divisor && count) {
1004 for (i = 0; i < count; i++) {
1005 if (link_bw == divisor[i].link_bw) {
1006 pipe_config->dpll = divisor[i].dpll;
1007 pipe_config->clock_set = true;
1008 break;
1009 }
1010 }
c6bb3538
DV		 1011 }
1012}
1013
00c09d70 1014bool
5bfe2ac0
DV		 1015intel_dp_compute_config(struct intel_encoder *encoder,
1016 struct intel_crtc_config *pipe_config)
a4fc5ed6 1017{
5bfe2ac0 1018 struct drm_device *dev = encoder->base.dev;
36008365 1019 struct drm_i915_private *dev_priv = dev->dev_private;
5bfe2ac0 1020 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
5bfe2ac0 1021 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
bc7d38a4 1022 enum port port = dp_to_dig_port(intel_dp)->port;
2dd24552 1023 struct intel_crtc *intel_crtc = encoder->new_crtc;
dd06f90e 1024 struct intel_connector *intel_connector = intel_dp->attached_connector;
a4fc5ed6 1025 int lane_count, clock;
56071a20 1026 int min_lane_count = 1;
eeb6324d 1027 int max_lane_count = intel_dp_max_lane_count(intel_dp);
06ea66b6 1028 /* Conveniently, the link BW constants become indices with a shift...*/
56071a20 1029 int min_clock = 0;
06ea66b6 1030 int max_clock = intel_dp_max_link_bw(intel_dp) >> 3;
083f9560 1031 int bpp, mode_rate;
06ea66b6 1032 static int bws[] = { DP_LINK_BW_1_62, DP_LINK_BW_2_7, DP_LINK_BW_5_4 };
ff9a6750 1033 int link_avail, link_clock;
a4fc5ed6 1034
bc7d38a4 1035 if (HAS_PCH_SPLIT(dev) && !HAS_DDI(dev) && port != PORT_A)
5bfe2ac0
DV		 1036 pipe_config->has_pch_encoder = true;
1037
03afc4a2 1038 pipe_config->has_dp_encoder = true;
f769cd24 1039 pipe_config->has_drrs = false;
9ed109a7 1040 pipe_config->has_audio = intel_dp->has_audio;
a4fc5ed6 1041
dd06f90e
JN		 1042 if (is_edp(intel_dp) && intel_connector->panel.fixed_mode) {
1043 intel_fixed_panel_mode(intel_connector->panel.fixed_mode,
1044 adjusted_mode);
2dd24552
JB		 1045 if (!HAS_PCH_SPLIT(dev))
1046 intel_gmch_panel_fitting(intel_crtc, pipe_config,
1047 intel_connector->panel.fitting_mode);
1048 else
b074cec8
JB		 1049 intel_pch_panel_fitting(intel_crtc, pipe_config,
1050 intel_connector->panel.fitting_mode);
0d3a1bee
ZY		 1051 }
1052
cb1793ce 1053 if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK)
0af78a2b
DV		 1054 return false;
1055
083f9560
DV		 1056 DRM_DEBUG_KMS("DP link computation with max lane count %i "
1057 "max bw %02x pixel clock %iKHz\n",
241bfc38
DL		 1058 max_lane_count, bws[max_clock],
1059 adjusted_mode->crtc_clock);
083f9560 1060
36008365
DV		 1061 /* Walk through all bpp values. Luckily they're all nicely spaced with 2
1062 * bpc in between. */
3e7ca985 1063 bpp = pipe_config->pipe_bpp;
56071a20
JN		 1064 if (is_edp(intel_dp)) {
1065 if (dev_priv->vbt.edp_bpp && dev_priv->vbt.edp_bpp < bpp) {
1066 DRM_DEBUG_KMS("clamping bpp for eDP panel to BIOS-provided %i\n",
1067 dev_priv->vbt.edp_bpp);
1068 bpp = dev_priv->vbt.edp_bpp;
1069 }
1070
344c5bbc
JN		 1071 /*
1072 * Use the maximum clock and number of lanes the eDP panel
1073 * advertizes being capable of. The panels are generally
1074 * designed to support only a single clock and lane
1075 * configuration, and typically these values correspond to the
1076 * native resolution of the panel.
1077 */
1078 min_lane_count = max_lane_count;
1079 min_clock = max_clock;
7984211e 1080 }
657445fe 1081
36008365 1082 for (; bpp >= 6*3; bpp -= 2*3) {
241bfc38
DL		 1083 mode_rate = intel_dp_link_required(adjusted_mode->crtc_clock,
1084 bpp);
36008365 1085
c6930992
DA		 1086 for (clock = min_clock; clock <= max_clock; clock++) {
1087 for (lane_count = min_lane_count; lane_count <= max_lane_count; lane_count <<= 1) {
36008365
DV		 1088 link_clock = drm_dp_bw_code_to_link_rate(bws[clock]);
1089 link_avail = intel_dp_max_data_rate(link_clock,
1090 lane_count);
1091
1092 if (mode_rate <= link_avail) {
1093 goto found;
1094 }
1095 }
1096 }
1097 }
c4867936 1098
36008365 1099 return false;
3685a8f3 1100
36008365 1101found:
55bc60db
VS		 1102 if (intel_dp->color_range_auto) {
1103 /*
1104 * See:
1105 * CEA-861-E - 5.1 Default Encoding Parameters
1106 * VESA DisplayPort Ver.1.2a - 5.1.1.1 Video Colorimetry
1107 */
18316c8c 1108 if (bpp != 18 && drm_match_cea_mode(adjusted_mode) > 1)
55bc60db
VS		 1109 intel_dp->color_range = DP_COLOR_RANGE_16_235;
1110 else
1111 intel_dp->color_range = 0;
1112 }
1113
3685a8f3 1114 if (intel_dp->color_range)
50f3b016 1115 pipe_config->limited_color_range = true;
a4fc5ed6 1116
36008365
DV		 1117 intel_dp->link_bw = bws[clock];
1118 intel_dp->lane_count = lane_count;
657445fe 1119 pipe_config->pipe_bpp = bpp;
ff9a6750 1120 pipe_config->port_clock = drm_dp_bw_code_to_link_rate(intel_dp->link_bw);
a4fc5ed6 1121
36008365
DV		 1122 DRM_DEBUG_KMS("DP link bw %02x lane count %d clock %d bpp %d\n",
1123 intel_dp->link_bw, intel_dp->lane_count,
ff9a6750 1124 pipe_config->port_clock, bpp);
36008365
DV		 1125 DRM_DEBUG_KMS("DP link bw required %i available %i\n",
1126 mode_rate, link_avail);
a4fc5ed6 1127
03afc4a2 1128 intel_link_compute_m_n(bpp, lane_count,
241bfc38
DL		 1129 adjusted_mode->crtc_clock,
1130 pipe_config->port_clock,
03afc4a2 1131 &pipe_config->dp_m_n);
9d1a455b 1132
439d7ac0
PB		 1133 if (intel_connector->panel.downclock_mode != NULL &&
1134 intel_dp->drrs_state.type == SEAMLESS_DRRS_SUPPORT) {
f769cd24 1135 pipe_config->has_drrs = true;
439d7ac0
PB		 1136 intel_link_compute_m_n(bpp, lane_count,
1137 intel_connector->panel.downclock_mode->clock,
1138 pipe_config->port_clock,
1139 &pipe_config->dp_m2_n2);
1140 }
1141
ea155f32 1142 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
0e50338c
DV		 1143 hsw_dp_set_ddi_pll_sel(pipe_config, intel_dp->link_bw);
1144 else
1145 intel_dp_set_clock(encoder, pipe_config, intel_dp->link_bw);
c6bb3538 1146
03afc4a2 1147 return true;
a4fc5ed6
KP		 1148}
1149
7c62a164 1150static void ironlake_set_pll_cpu_edp(struct intel_dp *intel_dp)
ea9b6006 1151{
7c62a164
DV		 1152 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
1153 struct intel_crtc *crtc = to_intel_crtc(dig_port->base.base.crtc);
1154 struct drm_device *dev = crtc->base.dev;
ea9b6006
DV		 1155 struct drm_i915_private *dev_priv = dev->dev_private;
1156 u32 dpa_ctl;
1157
ff9a6750 1158 DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", crtc->config.port_clock);
ea9b6006
DV		 1159 dpa_ctl = I915_READ(DP_A);
1160 dpa_ctl &= ~DP_PLL_FREQ_MASK;
1161
ff9a6750 1162 if (crtc->config.port_clock == 162000) {
1ce17038
DV		 1163 /* For a long time we've carried around a ILK-DevA w/a for the
1164 * 160MHz clock. If we're really unlucky, it's still required.
1165 */
1166 DRM_DEBUG_KMS("160MHz cpu eDP clock, might need ilk devA w/a\n");
ea9b6006 1167 dpa_ctl |= DP_PLL_FREQ_160MHZ;
7c62a164 1168 intel_dp->DP |= DP_PLL_FREQ_160MHZ;
ea9b6006
DV		 1169 } else {
1170 dpa_ctl |= DP_PLL_FREQ_270MHZ;
7c62a164 1171 intel_dp->DP |= DP_PLL_FREQ_270MHZ;
ea9b6006 1172 }
1ce17038 1173
ea9b6006
DV		 1174 I915_WRITE(DP_A, dpa_ctl);
1175
1176 POSTING_READ(DP_A);
1177 udelay(500);
1178}
1179
8ac33ed3 1180static void intel_dp_prepare(struct intel_encoder *encoder)
a4fc5ed6 1181{
b934223d 1182 struct drm_device *dev = encoder->base.dev;
417e822d 1183 struct drm_i915_private *dev_priv = dev->dev_private;
b934223d 1184 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
bc7d38a4 1185 enum port port = dp_to_dig_port(intel_dp)->port;
b934223d
DV		 1186 struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
1187 struct drm_display_mode *adjusted_mode = &crtc->config.adjusted_mode;
a4fc5ed6 1188
417e822d 1189 /*
1a2eb460 1190 * There are four kinds of DP registers:
417e822d
KP		 1191 *
1192 * IBX PCH
1a2eb460
KP		 1193 * SNB CPU
1194 * IVB CPU
417e822d
KP		 1195 * CPT PCH
1196 *
1197 * IBX PCH and CPU are the same for almost everything,
1198 * except that the CPU DP PLL is configured in this
1199 * register
1200 *
1201 * CPT PCH is quite different, having many bits moved
1202 * to the TRANS_DP_CTL register instead. That
1203 * configuration happens (oddly) in ironlake_pch_enable
1204 */
9c9e7927 1205
417e822d
KP		 1206 /* Preserve the BIOS-computed detected bit. This is
1207 * supposed to be read-only.
1208 */
1209 intel_dp->DP = I915_READ(intel_dp->output_reg) & DP_DETECTED;
a4fc5ed6 1210
417e822d 1211 /* Handle DP bits in common between all three register formats */
417e822d 1212 intel_dp->DP |= DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0;
17aa6be9 1213 intel_dp->DP |= DP_PORT_WIDTH(intel_dp->lane_count);
a4fc5ed6 1214
9ed109a7 1215 if (crtc->config.has_audio) {
e0dac65e 1216 DRM_DEBUG_DRIVER("Enabling DP audio on pipe %c\n",
7c62a164 1217 pipe_name(crtc->pipe));
ea5b213a 1218 intel_dp->DP |= DP_AUDIO_OUTPUT_ENABLE;
b934223d 1219 intel_write_eld(&encoder->base, adjusted_mode);
e0dac65e 1220 }
247d89f6 1221
417e822d 1222 /* Split out the IBX/CPU vs CPT settings */
32f9d658 1223
bc7d38a4 1224 if (port == PORT_A && IS_GEN7(dev) && !IS_VALLEYVIEW(dev)) {
1a2eb460
KP		 1225 if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
1226 intel_dp->DP |= DP_SYNC_HS_HIGH;
1227 if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
1228 intel_dp->DP |= DP_SYNC_VS_HIGH;
1229 intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT;
1230
6aba5b6c 1231 if (drm_dp_enhanced_frame_cap(intel_dp->dpcd))
1a2eb460
KP		 1232 intel_dp->DP |= DP_ENHANCED_FRAMING;
1233
7c62a164 1234 intel_dp->DP |= crtc->pipe << 29;
bc7d38a4 1235 } else if (!HAS_PCH_CPT(dev) || port == PORT_A) {
b2634017 1236 if (!HAS_PCH_SPLIT(dev) && !IS_VALLEYVIEW(dev))
3685a8f3 1237 intel_dp->DP |= intel_dp->color_range;
417e822d
KP		 1238
1239 if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
1240 intel_dp->DP |= DP_SYNC_HS_HIGH;
1241 if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
1242 intel_dp->DP |= DP_SYNC_VS_HIGH;
1243 intel_dp->DP |= DP_LINK_TRAIN_OFF;
1244
6aba5b6c 1245 if (drm_dp_enhanced_frame_cap(intel_dp->dpcd))
417e822d
KP		 1246 intel_dp->DP |= DP_ENHANCED_FRAMING;
1247
44f37d1f
CML		 1248 if (!IS_CHERRYVIEW(dev)) {
1249 if (crtc->pipe == 1)
1250 intel_dp->DP |= DP_PIPEB_SELECT;
1251 } else {
1252 intel_dp->DP |= DP_PIPE_SELECT_CHV(crtc->pipe);
1253 }
417e822d
KP		 1254 } else {
1255 intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT;
32f9d658 1256 }
a4fc5ed6
KP		 1257}
1258
ffd6749d
PZ		 1259#define IDLE_ON_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_MASK)
1260#define IDLE_ON_VALUE (PP_ON | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_ON_IDLE)
99ea7127 1261
1a5ef5b7
PZ		 1262#define IDLE_OFF_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | 0)
1263#define IDLE_OFF_VALUE (0 | PP_SEQUENCE_NONE | 0 | 0)
99ea7127 1264
ffd6749d
PZ		 1265#define IDLE_CYCLE_MASK (PP_ON | PP_SEQUENCE_MASK | PP_CYCLE_DELAY_ACTIVE | PP_SEQUENCE_STATE_MASK)
1266#define IDLE_CYCLE_VALUE (0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_OFF_IDLE)
99ea7127 1267
4be73780 1268static void wait_panel_status(struct intel_dp *intel_dp,
99ea7127
KP		 1269 u32 mask,
1270 u32 value)
bd943159 1271{
30add22d 1272 struct drm_device *dev = intel_dp_to_dev(intel_dp);
99ea7127 1273 struct drm_i915_private *dev_priv = dev->dev_private;
453c5420
JB		 1274 u32 pp_stat_reg, pp_ctrl_reg;
1275
e39b999a
VS		 1276 lockdep_assert_held(&dev_priv->pps_mutex);
1277
bf13e81b
JN		 1278 pp_stat_reg = _pp_stat_reg(intel_dp);
1279 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
32ce697c 1280
99ea7127 1281 DRM_DEBUG_KMS("mask %08x value %08x status %08x control %08x\n",
453c5420
JB		 1282 mask, value,
1283 I915_READ(pp_stat_reg),
1284 I915_READ(pp_ctrl_reg));
32ce697c 1285
453c5420 1286 if (_wait_for((I915_READ(pp_stat_reg) & mask) == value, 5000, 10)) {
99ea7127 1287 DRM_ERROR("Panel status timeout: status %08x control %08x\n",
453c5420
JB		 1288 I915_READ(pp_stat_reg),
1289 I915_READ(pp_ctrl_reg));
32ce697c 1290 }
54c136d4
CW		 1291
1292 DRM_DEBUG_KMS("Wait complete\n");
99ea7127 1293}
32ce697c 1294
4be73780 1295static void wait_panel_on(struct intel_dp *intel_dp)
99ea7127
KP		 1296{
1297 DRM_DEBUG_KMS("Wait for panel power on\n");
4be73780 1298 wait_panel_status(intel_dp, IDLE_ON_MASK, IDLE_ON_VALUE);
bd943159
KP		 1299}
1300
4be73780 1301static void wait_panel_off(struct intel_dp *intel_dp)
99ea7127
KP		 1302{
1303 DRM_DEBUG_KMS("Wait for panel power off time\n");
4be73780 1304 wait_panel_status(intel_dp, IDLE_OFF_MASK, IDLE_OFF_VALUE);
99ea7127
KP		 1305}
1306
4be73780 1307static void wait_panel_power_cycle(struct intel_dp *intel_dp)
99ea7127
KP		 1308{
1309 DRM_DEBUG_KMS("Wait for panel power cycle\n");
dce56b3c
PZ		 1310
1311 /* When we disable the VDD override bit last we have to do the manual
1312 * wait. */
1313 wait_remaining_ms_from_jiffies(intel_dp->last_power_cycle,
1314 intel_dp->panel_power_cycle_delay);
1315
4be73780 1316 wait_panel_status(intel_dp, IDLE_CYCLE_MASK, IDLE_CYCLE_VALUE);
99ea7127
KP		 1317}
1318
4be73780 1319static void wait_backlight_on(struct intel_dp *intel_dp)
dce56b3c
PZ		 1320{
1321 wait_remaining_ms_from_jiffies(intel_dp->last_power_on,
1322 intel_dp->backlight_on_delay);
1323}
1324
4be73780 1325static void edp_wait_backlight_off(struct intel_dp *intel_dp)
dce56b3c
PZ		 1326{
1327 wait_remaining_ms_from_jiffies(intel_dp->last_backlight_off,
1328 intel_dp->backlight_off_delay);
1329}
99ea7127 1330
832dd3c1
KP		 1331/* Read the current pp_control value, unlocking the register if it
1332 * is locked
1333 */
1334
453c5420 1335static u32 ironlake_get_pp_control(struct intel_dp *intel_dp)
832dd3c1 1336{
453c5420
JB		 1337 struct drm_device *dev = intel_dp_to_dev(intel_dp);
1338 struct drm_i915_private *dev_priv = dev->dev_private;
1339 u32 control;
832dd3c1 1340
e39b999a
VS		 1341 lockdep_assert_held(&dev_priv->pps_mutex);
1342
bf13e81b 1343 control = I915_READ(_pp_ctrl_reg(intel_dp));
832dd3c1
KP		 1344 control &= ~PANEL_UNLOCK_MASK;
1345 control |= PANEL_UNLOCK_REGS;
1346 return control;
bd943159
KP		 1347}
1348
951468f3
VS		 1349/*
1350 * Must be paired with edp_panel_vdd_off().
1351 * Must hold pps_mutex around the whole on/off sequence.
1352 * Can be nested with intel_edp_panel_vdd_{on,off}() calls.
1353 */
1e0560e0 1354static bool edp_panel_vdd_on(struct intel_dp *intel_dp)
5d613501 1355{
30add22d 1356 struct drm_device *dev = intel_dp_to_dev(intel_dp);
4e6e1a54
ID		 1357 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1358 struct intel_encoder *intel_encoder = &intel_dig_port->base;
5d613501 1359 struct drm_i915_private *dev_priv = dev->dev_private;
4e6e1a54 1360 enum intel_display_power_domain power_domain;
5d613501 1361 u32 pp;
453c5420 1362 u32 pp_stat_reg, pp_ctrl_reg;
adddaaf4 1363 bool need_to_disable = !intel_dp->want_panel_vdd;
5d613501 1364
e39b999a
VS		 1365 lockdep_assert_held(&dev_priv->pps_mutex);
1366
97af61f5 1367 if (!is_edp(intel_dp))
adddaaf4 1368 return false;
bd943159
KP		 1369
1370 intel_dp->want_panel_vdd = true;
99ea7127 1371
4be73780 1372 if (edp_have_panel_vdd(intel_dp))
adddaaf4 1373 return need_to_disable;
b0665d57 1374
4e6e1a54
ID		 1375 power_domain = intel_display_port_power_domain(intel_encoder);
1376 intel_display_power_get(dev_priv, power_domain);
e9cb81a2 1377
b0665d57 1378 DRM_DEBUG_KMS("Turning eDP VDD on\n");
bd943159 1379
4be73780
DV		 1380 if (!edp_have_panel_power(intel_dp))
1381 wait_panel_power_cycle(intel_dp);
99ea7127 1382
453c5420 1383 pp = ironlake_get_pp_control(intel_dp);
5d613501 1384 pp |= EDP_FORCE_VDD;
ebf33b18 1385
bf13e81b
JN		 1386 pp_stat_reg = _pp_stat_reg(intel_dp);
1387 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420
JB		 1388
1389 I915_WRITE(pp_ctrl_reg, pp);
1390 POSTING_READ(pp_ctrl_reg);
1391 DRM_DEBUG_KMS("PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n",
1392 I915_READ(pp_stat_reg), I915_READ(pp_ctrl_reg));
ebf33b18
KP		 1393 /*
1394 * If the panel wasn't on, delay before accessing aux channel
1395 */
4be73780 1396 if (!edp_have_panel_power(intel_dp)) {
bd943159 1397 DRM_DEBUG_KMS("eDP was not running\n");
f01eca2e 1398 msleep(intel_dp->panel_power_up_delay);
f01eca2e 1399 }
adddaaf4
JN		 1400
1401 return need_to_disable;
1402}
1403
951468f3
VS		 1404/*
1405 * Must be paired with intel_edp_panel_vdd_off() or
1406 * intel_edp_panel_off().
1407 * Nested calls to these functions are not allowed since
1408 * we drop the lock. Caller must use some higher level
1409 * locking to prevent nested calls from other threads.
1410 */
b80d6c78 1411void intel_edp_panel_vdd_on(struct intel_dp *intel_dp)
adddaaf4 1412{
c695b6b6 1413 bool vdd;
adddaaf4 1414
c695b6b6
VS		 1415 if (!is_edp(intel_dp))
1416 return;
1417
773538e8 1418 pps_lock(intel_dp);
c695b6b6 1419 vdd = edp_panel_vdd_on(intel_dp);
773538e8 1420 pps_unlock(intel_dp);
c695b6b6
VS		 1421
1422 WARN(!vdd, "eDP VDD already requested on\n");
5d613501
JB		 1423}
1424
4be73780 1425static void edp_panel_vdd_off_sync(struct intel_dp *intel_dp)
5d613501 1426{
30add22d 1427 struct drm_device *dev = intel_dp_to_dev(intel_dp);
5d613501 1428 struct drm_i915_private *dev_priv = dev->dev_private;
be2c9196
VS		 1429 struct intel_digital_port *intel_dig_port =
1430 dp_to_dig_port(intel_dp);
1431 struct intel_encoder *intel_encoder = &intel_dig_port->base;
1432 enum intel_display_power_domain power_domain;
5d613501 1433 u32 pp;
453c5420 1434 u32 pp_stat_reg, pp_ctrl_reg;
5d613501 1435
e39b999a 1436 lockdep_assert_held(&dev_priv->pps_mutex);
a0e99e68 1437
15e899a0 1438 WARN_ON(intel_dp->want_panel_vdd);
4e6e1a54 1439
15e899a0 1440 if (!edp_have_panel_vdd(intel_dp))
be2c9196 1441 return;
b0665d57 1442
be2c9196 1443 DRM_DEBUG_KMS("Turning eDP VDD off\n");
bd943159 1444
be2c9196
VS		 1445 pp = ironlake_get_pp_control(intel_dp);
1446 pp &= ~EDP_FORCE_VDD;
453c5420 1447
be2c9196
VS		 1448 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
1449 pp_stat_reg = _pp_stat_reg(intel_dp);
99ea7127 1450
be2c9196
VS		 1451 I915_WRITE(pp_ctrl_reg, pp);
1452 POSTING_READ(pp_ctrl_reg);
90791a5c 1453
be2c9196
VS		 1454 /* Make sure sequencer is idle before allowing subsequent activity */
1455 DRM_DEBUG_KMS("PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n",
1456 I915_READ(pp_stat_reg), I915_READ(pp_ctrl_reg));
e9cb81a2 1457
be2c9196
VS		 1458 if ((pp & POWER_TARGET_ON) == 0)
1459 intel_dp->last_power_cycle = jiffies;
e9cb81a2 1460
be2c9196
VS		 1461 power_domain = intel_display_port_power_domain(intel_encoder);
1462 intel_display_power_put(dev_priv, power_domain);
bd943159 1463}
5d613501 1464
4be73780 1465static void edp_panel_vdd_work(struct work_struct *__work)
bd943159
KP		 1466{
1467 struct intel_dp *intel_dp = container_of(to_delayed_work(__work),
1468 struct intel_dp, panel_vdd_work);
bd943159 1469
773538e8 1470 pps_lock(intel_dp);
15e899a0
VS		 1471 if (!intel_dp->want_panel_vdd)
1472 edp_panel_vdd_off_sync(intel_dp);
773538e8 1473 pps_unlock(intel_dp);
bd943159
KP		 1474}
1475
aba86890
ID		 1476static void edp_panel_vdd_schedule_off(struct intel_dp *intel_dp)
1477{
1478 unsigned long delay;
1479
1480 /*
1481 * Queue the timer to fire a long time from now (relative to the power
1482 * down delay) to keep the panel power up across a sequence of
1483 * operations.
1484 */
1485 delay = msecs_to_jiffies(intel_dp->panel_power_cycle_delay * 5);
1486 schedule_delayed_work(&intel_dp->panel_vdd_work, delay);
1487}
1488
951468f3
VS		 1489/*
1490 * Must be paired with edp_panel_vdd_on().
1491 * Must hold pps_mutex around the whole on/off sequence.
1492 * Can be nested with intel_edp_panel_vdd_{on,off}() calls.
1493 */
4be73780 1494static void edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync)
bd943159 1495{
e39b999a
VS		 1496 struct drm_i915_private *dev_priv =
1497 intel_dp_to_dev(intel_dp)->dev_private;
1498
1499 lockdep_assert_held(&dev_priv->pps_mutex);
1500
97af61f5
KP		 1501 if (!is_edp(intel_dp))
1502 return;
5d613501 1503
bd943159 1504 WARN(!intel_dp->want_panel_vdd, "eDP VDD not forced on");
f2e8b18a 1505
bd943159
KP		 1506 intel_dp->want_panel_vdd = false;
1507
aba86890 1508 if (sync)
4be73780 1509 edp_panel_vdd_off_sync(intel_dp);
aba86890
ID		 1510 else
1511 edp_panel_vdd_schedule_off(intel_dp);
5d613501
JB		 1512}
1513
951468f3
VS		 1514/*
1515 * Must be paired with intel_edp_panel_vdd_on().
1516 * Nested calls to these functions are not allowed since
1517 * we drop the lock. Caller must use some higher level
1518 * locking to prevent nested calls from other threads.
1519 */
1e0560e0
VS		 1520static void intel_edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync)
1521{
e39b999a
VS		 1522 if (!is_edp(intel_dp))
1523 return;
1524
773538e8 1525 pps_lock(intel_dp);
1e0560e0 1526 edp_panel_vdd_off(intel_dp, sync);
773538e8 1527 pps_unlock(intel_dp);
1e0560e0
VS		 1528}
1529
4be73780 1530void intel_edp_panel_on(struct intel_dp *intel_dp)
9934c132 1531{
30add22d 1532 struct drm_device *dev = intel_dp_to_dev(intel_dp);
9934c132 1533 struct drm_i915_private *dev_priv = dev->dev_private;
99ea7127 1534 u32 pp;
453c5420 1535 u32 pp_ctrl_reg;
9934c132 1536
97af61f5 1537 if (!is_edp(intel_dp))
bd943159 1538 return;
99ea7127
KP		 1539
1540 DRM_DEBUG_KMS("Turn eDP power on\n");
1541
773538e8 1542 pps_lock(intel_dp);
e39b999a 1543
4be73780 1544 if (edp_have_panel_power(intel_dp)) {
99ea7127 1545 DRM_DEBUG_KMS("eDP power already on\n");
e39b999a 1546 goto out;
99ea7127 1547 }
9934c132 1548
4be73780 1549 wait_panel_power_cycle(intel_dp);
37c6c9b0 1550
bf13e81b 1551 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420 1552 pp = ironlake_get_pp_control(intel_dp);
05ce1a49
KP		 1553 if (IS_GEN5(dev)) {
1554 /* ILK workaround: disable reset around power sequence */
1555 pp &= ~PANEL_POWER_RESET;
bf13e81b
JN		 1556 I915_WRITE(pp_ctrl_reg, pp);
1557 POSTING_READ(pp_ctrl_reg);
05ce1a49 1558 }
37c6c9b0 1559
1c0ae80a 1560 pp |= POWER_TARGET_ON;
99ea7127
KP		 1561 if (!IS_GEN5(dev))
1562 pp |= PANEL_POWER_RESET;
1563
453c5420
JB		 1564 I915_WRITE(pp_ctrl_reg, pp);
1565 POSTING_READ(pp_ctrl_reg);
9934c132 1566
4be73780 1567 wait_panel_on(intel_dp);
dce56b3c 1568 intel_dp->last_power_on = jiffies;
9934c132 1569
05ce1a49
KP		 1570 if (IS_GEN5(dev)) {
1571 pp |= PANEL_POWER_RESET; /* restore panel reset bit */
bf13e81b
JN		 1572 I915_WRITE(pp_ctrl_reg, pp);
1573 POSTING_READ(pp_ctrl_reg);
05ce1a49 1574 }
e39b999a
VS		 1575
1576 out:
773538e8 1577 pps_unlock(intel_dp);
9934c132
JB		 1578}
1579
4be73780 1580void intel_edp_panel_off(struct intel_dp *intel_dp)
9934c132 1581{
4e6e1a54
ID		 1582 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1583 struct intel_encoder *intel_encoder = &intel_dig_port->base;
30add22d 1584 struct drm_device *dev = intel_dp_to_dev(intel_dp);
9934c132 1585 struct drm_i915_private *dev_priv = dev->dev_private;
4e6e1a54 1586 enum intel_display_power_domain power_domain;
99ea7127 1587 u32 pp;
453c5420 1588 u32 pp_ctrl_reg;
9934c132 1589
97af61f5
KP		 1590 if (!is_edp(intel_dp))
1591 return;
37c6c9b0 1592
99ea7127 1593 DRM_DEBUG_KMS("Turn eDP power off\n");
37c6c9b0 1594
773538e8 1595 pps_lock(intel_dp);
e39b999a 1596
24f3e092
JN		 1597 WARN(!intel_dp->want_panel_vdd, "Need VDD to turn off panel\n");
1598
453c5420 1599 pp = ironlake_get_pp_control(intel_dp);
35a38556
DV		 1600 /* We need to switch off panel power _and_ force vdd, for otherwise some
1601 * panels get very unhappy and cease to work. */
b3064154
PJ		 1602 pp &= ~(POWER_TARGET_ON | PANEL_POWER_RESET | EDP_FORCE_VDD |
1603 EDP_BLC_ENABLE);
453c5420 1604
bf13e81b 1605 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420 1606
849e39f5
PZ		 1607 intel_dp->want_panel_vdd = false;
1608
453c5420
JB		 1609 I915_WRITE(pp_ctrl_reg, pp);
1610 POSTING_READ(pp_ctrl_reg);
9934c132 1611
dce56b3c 1612 intel_dp->last_power_cycle = jiffies;
4be73780 1613 wait_panel_off(intel_dp);
849e39f5
PZ		 1614
1615 /* We got a reference when we enabled the VDD. */
4e6e1a54
ID		 1616 power_domain = intel_display_port_power_domain(intel_encoder);
1617 intel_display_power_put(dev_priv, power_domain);
e39b999a 1618
773538e8 1619 pps_unlock(intel_dp);
9934c132
JB		 1620}
1621
1250d107
JN		 1622/* Enable backlight in the panel power control. */
1623static void _intel_edp_backlight_on(struct intel_dp *intel_dp)
32f9d658 1624{
da63a9f2
PZ		 1625 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1626 struct drm_device *dev = intel_dig_port->base.base.dev;
32f9d658
ZW		 1627 struct drm_i915_private *dev_priv = dev->dev_private;
1628 u32 pp;
453c5420 1629 u32 pp_ctrl_reg;
32f9d658 1630
01cb9ea6
JB		 1631 /*
1632 * If we enable the backlight right away following a panel power
1633 * on, we may see slight flicker as the panel syncs with the eDP
1634 * link. So delay a bit to make sure the image is solid before
1635 * allowing it to appear.
1636 */
4be73780 1637 wait_backlight_on(intel_dp);
e39b999a 1638
773538e8 1639 pps_lock(intel_dp);
e39b999a 1640
453c5420 1641 pp = ironlake_get_pp_control(intel_dp);
32f9d658 1642 pp |= EDP_BLC_ENABLE;
453c5420 1643
bf13e81b 1644 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420
JB		 1645
1646 I915_WRITE(pp_ctrl_reg, pp);
1647 POSTING_READ(pp_ctrl_reg);
e39b999a 1648
773538e8 1649 pps_unlock(intel_dp);
32f9d658
ZW		 1650}
1651
1250d107
JN		 1652/* Enable backlight PWM and backlight PP control. */
1653void intel_edp_backlight_on(struct intel_dp *intel_dp)
1654{
1655 if (!is_edp(intel_dp))
1656 return;
1657
1658 DRM_DEBUG_KMS("\n");
1659
1660 intel_panel_enable_backlight(intel_dp->attached_connector);
1661 _intel_edp_backlight_on(intel_dp);
1662}
1663
1664/* Disable backlight in the panel power control. */
1665static void _intel_edp_backlight_off(struct intel_dp *intel_dp)
32f9d658 1666{
30add22d 1667 struct drm_device *dev = intel_dp_to_dev(intel_dp);
32f9d658
ZW		 1668 struct drm_i915_private *dev_priv = dev->dev_private;
1669 u32 pp;
453c5420 1670 u32 pp_ctrl_reg;
32f9d658 1671
f01eca2e
KP		 1672 if (!is_edp(intel_dp))
1673 return;
1674
773538e8 1675 pps_lock(intel_dp);
e39b999a 1676
453c5420 1677 pp = ironlake_get_pp_control(intel_dp);
32f9d658 1678 pp &= ~EDP_BLC_ENABLE;
453c5420 1679
bf13e81b 1680 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420
JB		 1681
1682 I915_WRITE(pp_ctrl_reg, pp);
1683 POSTING_READ(pp_ctrl_reg);
f7d2323c 1684
773538e8 1685 pps_unlock(intel_dp);
e39b999a
VS		 1686
1687 intel_dp->last_backlight_off = jiffies;
f7d2323c 1688 edp_wait_backlight_off(intel_dp);
1250d107 1689}
f7d2323c 1690
1250d107
JN		 1691/* Disable backlight PP control and backlight PWM. */
1692void intel_edp_backlight_off(struct intel_dp *intel_dp)
1693{
1694 if (!is_edp(intel_dp))
1695 return;
1696
1697 DRM_DEBUG_KMS("\n");
f7d2323c 1698
1250d107 1699 _intel_edp_backlight_off(intel_dp);
f7d2323c 1700 intel_panel_disable_backlight(intel_dp->attached_connector);
32f9d658 1701}
a4fc5ed6 1702
73580fb7
JN		 1703/*
1704 * Hook for controlling the panel power control backlight through the bl_power
1705 * sysfs attribute. Take care to handle multiple calls.
1706 */
1707static void intel_edp_backlight_power(struct intel_connector *connector,
1708 bool enable)
1709{
1710 struct intel_dp *intel_dp = intel_attached_dp(&connector->base);
e39b999a
VS		 1711 bool is_enabled;
1712
773538e8 1713 pps_lock(intel_dp);
e39b999a 1714 is_enabled = ironlake_get_pp_control(intel_dp) & EDP_BLC_ENABLE;
773538e8 1715 pps_unlock(intel_dp);
73580fb7
JN		 1716
1717 if (is_enabled == enable)
1718 return;
1719
23ba9373
JN		 1720 DRM_DEBUG_KMS("panel power control backlight %s\n",
1721 enable ? "enable" : "disable");
73580fb7
JN		 1722
1723 if (enable)
1724 _intel_edp_backlight_on(intel_dp);
1725 else
1726 _intel_edp_backlight_off(intel_dp);
1727}
1728
2bd2ad64 1729static void ironlake_edp_pll_on(struct intel_dp *intel_dp)
d240f20f 1730{
da63a9f2
PZ		 1731 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1732 struct drm_crtc *crtc = intel_dig_port->base.base.crtc;
1733 struct drm_device *dev = crtc->dev;
d240f20f
JB		 1734 struct drm_i915_private *dev_priv = dev->dev_private;
1735 u32 dpa_ctl;
1736
2bd2ad64
DV		 1737 assert_pipe_disabled(dev_priv,
1738 to_intel_crtc(crtc)->pipe);
1739
d240f20f
JB		 1740 DRM_DEBUG_KMS("\n");
1741 dpa_ctl = I915_READ(DP_A);
0767935e
DV		 1742 WARN(dpa_ctl & DP_PLL_ENABLE, "dp pll on, should be off\n");
1743 WARN(dpa_ctl & DP_PORT_EN, "dp port still on, should be off\n");
1744
1745 /* We don't adjust intel_dp->DP while tearing down the link, to
1746 * facilitate link retraining (e.g. after hotplug). Hence clear all
1747 * enable bits here to ensure that we don't enable too much. */
1748 intel_dp->DP &= ~(DP_PORT_EN | DP_AUDIO_OUTPUT_ENABLE);
1749 intel_dp->DP |= DP_PLL_ENABLE;
1750 I915_WRITE(DP_A, intel_dp->DP);
298b0b39
JB		 1751 POSTING_READ(DP_A);
1752 udelay(200);
d240f20f
JB		 1753}
1754
2bd2ad64 1755static void ironlake_edp_pll_off(struct intel_dp *intel_dp)
d240f20f 1756{
da63a9f2
PZ		 1757 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1758 struct drm_crtc *crtc = intel_dig_port->base.base.crtc;
1759 struct drm_device *dev = crtc->dev;
d240f20f
JB		 1760 struct drm_i915_private *dev_priv = dev->dev_private;
1761 u32 dpa_ctl;
1762
2bd2ad64
DV		 1763 assert_pipe_disabled(dev_priv,
1764 to_intel_crtc(crtc)->pipe);
1765
d240f20f 1766 dpa_ctl = I915_READ(DP_A);
0767935e
DV		 1767 WARN((dpa_ctl & DP_PLL_ENABLE) == 0,
1768 "dp pll off, should be on\n");
1769 WARN(dpa_ctl & DP_PORT_EN, "dp port still on, should be off\n");
1770
1771 /* We can't rely on the value tracked for the DP register in
1772 * intel_dp->DP because link_down must not change that (otherwise link
1773 * re-training will fail. */
298b0b39 1774 dpa_ctl &= ~DP_PLL_ENABLE;
d240f20f 1775 I915_WRITE(DP_A, dpa_ctl);
1af5fa1b 1776 POSTING_READ(DP_A);
d240f20f
JB		 1777 udelay(200);
1778}
1779
c7ad3810 1780/* If the sink supports it, try to set the power state appropriately */
c19b0669 1781void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode)
c7ad3810
JB		 1782{
1783 int ret, i;
1784
1785 /* Should have a valid DPCD by this point */
1786 if (intel_dp->dpcd[DP_DPCD_REV] < 0x11)
1787 return;
1788
1789 if (mode != DRM_MODE_DPMS_ON) {
9d1a1031
JN		 1790 ret = drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER,
1791 DP_SET_POWER_D3);
c7ad3810
JB		 1792 } else {
1793 /*
1794 * When turning on, we need to retry for 1ms to give the sink
1795 * time to wake up.
1796 */
1797 for (i = 0; i < 3; i++) {
9d1a1031
JN		 1798 ret = drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER,
1799 DP_SET_POWER_D0);
c7ad3810
JB		 1800 if (ret == 1)
1801 break;
1802 msleep(1);
1803 }
1804 }
f9cac721
JN		 1805
1806 if (ret != 1)
1807 DRM_DEBUG_KMS("failed to %s sink power state\n",
1808 mode == DRM_MODE_DPMS_ON ? "enable" : "disable");
c7ad3810
JB		 1809}
1810
19d8fe15
DV		 1811static bool intel_dp_get_hw_state(struct intel_encoder *encoder,
1812 enum pipe *pipe)
d240f20f 1813{
19d8fe15 1814 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
bc7d38a4 1815 enum port port = dp_to_dig_port(intel_dp)->port;
19d8fe15
DV		 1816 struct drm_device *dev = encoder->base.dev;
1817 struct drm_i915_private *dev_priv = dev->dev_private;
6d129bea
ID		 1818 enum intel_display_power_domain power_domain;
1819 u32 tmp;
1820
1821 power_domain = intel_display_port_power_domain(encoder);
1822 if (!intel_display_power_enabled(dev_priv, power_domain))
1823 return false;
1824
1825 tmp = I915_READ(intel_dp->output_reg);
19d8fe15
DV		 1826
1827 if (!(tmp & DP_PORT_EN))
1828 return false;
1829
bc7d38a4 1830 if (port == PORT_A && IS_GEN7(dev) && !IS_VALLEYVIEW(dev)) {
19d8fe15 1831 *pipe = PORT_TO_PIPE_CPT(tmp);
71485e0a
VS		 1832 } else if (IS_CHERRYVIEW(dev)) {
1833 *pipe = DP_PORT_TO_PIPE_CHV(tmp);
bc7d38a4 1834 } else if (!HAS_PCH_CPT(dev) || port == PORT_A) {
19d8fe15
DV		 1835 *pipe = PORT_TO_PIPE(tmp);
1836 } else {
1837 u32 trans_sel;
1838 u32 trans_dp;
1839 int i;
1840
1841 switch (intel_dp->output_reg) {
1842 case PCH_DP_B:
1843 trans_sel = TRANS_DP_PORT_SEL_B;
1844 break;
1845 case PCH_DP_C:
1846 trans_sel = TRANS_DP_PORT_SEL_C;
1847 break;
1848 case PCH_DP_D:
1849 trans_sel = TRANS_DP_PORT_SEL_D;
1850 break;
1851 default:
1852 return true;
1853 }
1854
055e393f 1855 for_each_pipe(dev_priv, i) {
19d8fe15
DV		 1856 trans_dp = I915_READ(TRANS_DP_CTL(i));
1857 if ((trans_dp & TRANS_DP_PORT_SEL_MASK) == trans_sel) {
1858 *pipe = i;
1859 return true;
1860 }
1861 }
19d8fe15 1862
4a0833ec
DV		 1863 DRM_DEBUG_KMS("No pipe for dp port 0x%x found\n",
1864 intel_dp->output_reg);
1865 }
d240f20f 1866
19d8fe15
DV		 1867 return true;
1868}
d240f20f 1869
045ac3b5
JB		 1870static void intel_dp_get_config(struct intel_encoder *encoder,
1871 struct intel_crtc_config *pipe_config)
1872{
1873 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
045ac3b5 1874 u32 tmp, flags = 0;
63000ef6
XZ		 1875 struct drm_device *dev = encoder->base.dev;
1876 struct drm_i915_private *dev_priv = dev->dev_private;
1877 enum port port = dp_to_dig_port(intel_dp)->port;
1878 struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
18442d08 1879 int dotclock;
045ac3b5 1880
9ed109a7
DV		 1881 tmp = I915_READ(intel_dp->output_reg);
1882 if (tmp & DP_AUDIO_OUTPUT_ENABLE)
1883 pipe_config->has_audio = true;
1884
63000ef6 1885 if ((port == PORT_A) || !HAS_PCH_CPT(dev)) {
63000ef6
XZ		 1886 if (tmp & DP_SYNC_HS_HIGH)
1887 flags |= DRM_MODE_FLAG_PHSYNC;
1888 else
1889 flags |= DRM_MODE_FLAG_NHSYNC;
045ac3b5 1890
63000ef6
XZ		 1891 if (tmp & DP_SYNC_VS_HIGH)
1892 flags |= DRM_MODE_FLAG_PVSYNC;
1893 else
1894 flags |= DRM_MODE_FLAG_NVSYNC;
1895 } else {
1896 tmp = I915_READ(TRANS_DP_CTL(crtc->pipe));
1897 if (tmp & TRANS_DP_HSYNC_ACTIVE_HIGH)
1898 flags |= DRM_MODE_FLAG_PHSYNC;
1899 else
1900 flags |= DRM_MODE_FLAG_NHSYNC;
045ac3b5 1901
63000ef6
XZ		 1902 if (tmp & TRANS_DP_VSYNC_ACTIVE_HIGH)
1903 flags |= DRM_MODE_FLAG_PVSYNC;
1904 else
1905 flags |= DRM_MODE_FLAG_NVSYNC;
1906 }
045ac3b5
JB		 1907
1908 pipe_config->adjusted_mode.flags |= flags;
f1f644dc 1909
8c875fca
VS		 1910 if (!HAS_PCH_SPLIT(dev) && !IS_VALLEYVIEW(dev) &&
1911 tmp & DP_COLOR_RANGE_16_235)
1912 pipe_config->limited_color_range = true;
1913
eb14cb74
VS		 1914 pipe_config->has_dp_encoder = true;
1915
1916 intel_dp_get_m_n(crtc, pipe_config);
1917
18442d08 1918 if (port == PORT_A) {
f1f644dc
JB		 1919 if ((I915_READ(DP_A) & DP_PLL_FREQ_MASK) == DP_PLL_FREQ_160MHZ)
1920 pipe_config->port_clock = 162000;
1921 else
1922 pipe_config->port_clock = 270000;
1923 }
18442d08
VS		 1924
1925 dotclock = intel_dotclock_calculate(pipe_config->port_clock,
1926 &pipe_config->dp_m_n);
1927
1928 if (HAS_PCH_SPLIT(dev_priv->dev) && port != PORT_A)
1929 ironlake_check_encoder_dotclock(pipe_config, dotclock);
1930
241bfc38 1931 pipe_config->adjusted_mode.crtc_clock = dotclock;
7f16e5c1 1932
c6cd2ee2
JN		 1933 if (is_edp(intel_dp) && dev_priv->vbt.edp_bpp &&
1934 pipe_config->pipe_bpp > dev_priv->vbt.edp_bpp) {
1935 /*
1936 * This is a big fat ugly hack.
1937 *
1938 * Some machines in UEFI boot mode provide us a VBT that has 18
1939 * bpp and 1.62 GHz link bandwidth for eDP, which for reasons
1940 * unknown we fail to light up. Yet the same BIOS boots up with
1941 * 24 bpp and 2.7 GHz link. Use the same bpp as the BIOS uses as
1942 * max, not what it tells us to use.
1943 *
1944 * Note: This will still be broken if the eDP panel is not lit
1945 * up by the BIOS, and thus we can't get the mode at module
1946 * load.
1947 */
1948 DRM_DEBUG_KMS("pipe has %d bpp for eDP panel, overriding BIOS-provided max %d bpp\n",
1949 pipe_config->pipe_bpp, dev_priv->vbt.edp_bpp);
1950 dev_priv->vbt.edp_bpp = pipe_config->pipe_bpp;
1951 }
045ac3b5
JB		 1952}
1953
34eb7579 1954static bool is_edp_psr(struct intel_dp *intel_dp)
2293bb5c 1955{
34eb7579 1956 return intel_dp->psr_dpcd[0] & DP_PSR_IS_SUPPORTED;
2293bb5c
SK		 1957}
1958
2b28bb1b
RV		 1959static bool intel_edp_is_psr_enabled(struct drm_device *dev)
1960{
1961 struct drm_i915_private *dev_priv = dev->dev_private;
1962
18b5992c 1963 if (!HAS_PSR(dev))
2b28bb1b
RV		 1964 return false;
1965
18b5992c 1966 return I915_READ(EDP_PSR_CTL(dev)) & EDP_PSR_ENABLE;
2b28bb1b
RV		 1967}
1968
1969static void intel_edp_psr_write_vsc(struct intel_dp *intel_dp,
1970 struct edp_vsc_psr *vsc_psr)
1971{
1972 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
1973 struct drm_device *dev = dig_port->base.base.dev;
1974 struct drm_i915_private *dev_priv = dev->dev_private;
1975 struct intel_crtc *crtc = to_intel_crtc(dig_port->base.base.crtc);
1976 u32 ctl_reg = HSW_TVIDEO_DIP_CTL(crtc->config.cpu_transcoder);
1977 u32 data_reg = HSW_TVIDEO_DIP_VSC_DATA(crtc->config.cpu_transcoder);
1978 uint32_t *data = (uint32_t *) vsc_psr;
1979 unsigned int i;
1980
1981 /* As per BSPec (Pipe Video Data Island Packet), we need to disable
1982 the video DIP being updated before program video DIP data buffer
1983 registers for DIP being updated. */
1984 I915_WRITE(ctl_reg, 0);
1985 POSTING_READ(ctl_reg);
1986
1987 for (i = 0; i < VIDEO_DIP_VSC_DATA_SIZE; i += 4) {
1988 if (i < sizeof(struct edp_vsc_psr))
1989 I915_WRITE(data_reg + i, *data++);
1990 else
1991 I915_WRITE(data_reg + i, 0);
1992 }
1993
1994 I915_WRITE(ctl_reg, VIDEO_DIP_ENABLE_VSC_HSW);
1995 POSTING_READ(ctl_reg);
1996}
1997
1998static void intel_edp_psr_setup(struct intel_dp *intel_dp)
1999{
2000 struct drm_device *dev = intel_dp_to_dev(intel_dp);
2001 struct drm_i915_private *dev_priv = dev->dev_private;
2002 struct edp_vsc_psr psr_vsc;
2003
2b28bb1b
RV		 2004 /* Prepare VSC packet as per EDP 1.3 spec, Table 3.10 */
2005 memset(&psr_vsc, 0, sizeof(psr_vsc));
2006 psr_vsc.sdp_header.HB0 = 0;
2007 psr_vsc.sdp_header.HB1 = 0x7;
2008 psr_vsc.sdp_header.HB2 = 0x2;
2009 psr_vsc.sdp_header.HB3 = 0x8;
2010 intel_edp_psr_write_vsc(intel_dp, &psr_vsc);
2011
2012 /* Avoid continuous PSR exit by masking memup and hpd */
18b5992c 2013 I915_WRITE(EDP_PSR_DEBUG_CTL(dev), EDP_PSR_DEBUG_MASK_MEMUP |
0cc4b699 2014 EDP_PSR_DEBUG_MASK_HPD | EDP_PSR_DEBUG_MASK_LPSP);
2b28bb1b
RV		 2015}
2016
2017static void intel_edp_psr_enable_sink(struct intel_dp *intel_dp)
2018{
0e0ae652
RV		 2019 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
2020 struct drm_device *dev = dig_port->base.base.dev;
2b28bb1b 2021 struct drm_i915_private *dev_priv = dev->dev_private;
ec5b01dd 2022 uint32_t aux_clock_divider;
2b28bb1b
RV		 2023 int precharge = 0x3;
2024 int msg_size = 5; /* Header(4) + Message(1) */
0e0ae652 2025 bool only_standby = false;
2b28bb1b 2026
ec5b01dd
DL		 2027 aux_clock_divider = intel_dp->get_aux_clock_divider(intel_dp, 0);
2028
0e0ae652
RV		 2029 if (IS_BROADWELL(dev) && dig_port->port != PORT_A)
2030 only_standby = true;
2031
2b28bb1b 2032 /* Enable PSR in sink */
0e0ae652 2033 if (intel_dp->psr_dpcd[1] & DP_PSR_NO_TRAIN_ON_EXIT || only_standby)
9d1a1031
JN		 2034 drm_dp_dpcd_writeb(&intel_dp->aux, DP_PSR_EN_CFG,
2035 DP_PSR_ENABLE & ~DP_PSR_MAIN_LINK_ACTIVE);
2b28bb1b 2036 else
9d1a1031
JN		 2037 drm_dp_dpcd_writeb(&intel_dp->aux, DP_PSR_EN_CFG,
2038 DP_PSR_ENABLE | DP_PSR_MAIN_LINK_ACTIVE);
2b28bb1b
RV		 2039
2040 /* Setup AUX registers */
18b5992c
BW		 2041 I915_WRITE(EDP_PSR_AUX_DATA1(dev), EDP_PSR_DPCD_COMMAND);
2042 I915_WRITE(EDP_PSR_AUX_DATA2(dev), EDP_PSR_DPCD_NORMAL_OPERATION);
2043 I915_WRITE(EDP_PSR_AUX_CTL(dev),
2b28bb1b
RV		 2044 DP_AUX_CH_CTL_TIME_OUT_400us |
2045 (msg_size << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) |
2046 (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) |
2047 (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT));
2048}
2049
2050static void intel_edp_psr_enable_source(struct intel_dp *intel_dp)
2051{
0e0ae652
RV		 2052 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
2053 struct drm_device *dev = dig_port->base.base.dev;
2b28bb1b
RV		 2054 struct drm_i915_private *dev_priv = dev->dev_private;
2055 uint32_t max_sleep_time = 0x1f;
2056 uint32_t idle_frames = 1;
2057 uint32_t val = 0x0;
ed8546ac 2058 const uint32_t link_entry_time = EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES;
0e0ae652
RV		 2059 bool only_standby = false;
2060
2061 if (IS_BROADWELL(dev) && dig_port->port != PORT_A)
2062 only_standby = true;
2b28bb1b 2063
0e0ae652 2064 if (intel_dp->psr_dpcd[1] & DP_PSR_NO_TRAIN_ON_EXIT || only_standby) {
2b28bb1b
RV		 2065 val |= EDP_PSR_LINK_STANDBY;
2066 val |= EDP_PSR_TP2_TP3_TIME_0us;
2067 val |= EDP_PSR_TP1_TIME_0us;
2068 val |= EDP_PSR_SKIP_AUX_EXIT;
82c56254 2069 val |= IS_BROADWELL(dev) ? BDW_PSR_SINGLE_FRAME : 0;
2b28bb1b
RV		 2070 } else
2071 val |= EDP_PSR_LINK_DISABLE;
2072
18b5992c 2073 I915_WRITE(EDP_PSR_CTL(dev), val |
24bd9bf5 2074 (IS_BROADWELL(dev) ? 0 : link_entry_time) |
2b28bb1b
RV		 2075 max_sleep_time << EDP_PSR_MAX_SLEEP_TIME_SHIFT |
2076 idle_frames << EDP_PSR_IDLE_FRAME_SHIFT |
2077 EDP_PSR_ENABLE);
2078}
2079
3f51e471
RV		 2080static bool intel_edp_psr_match_conditions(struct intel_dp *intel_dp)
2081{
2082 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
2083 struct drm_device *dev = dig_port->base.base.dev;
2084 struct drm_i915_private *dev_priv = dev->dev_private;
2085 struct drm_crtc *crtc = dig_port->base.base.crtc;
2086 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3f51e471 2087
f0355c4a 2088 lockdep_assert_held(&dev_priv->psr.lock);
f0355c4a
DV		 2089 WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex));
2090 WARN_ON(!drm_modeset_is_locked(&crtc->mutex));
2091
a031d709
RV		 2092 dev_priv->psr.source_ok = false;
2093
9ca15301 2094 if (IS_HASWELL(dev) && dig_port->port != PORT_A) {
3f51e471 2095 DRM_DEBUG_KMS("HSW ties PSR to DDI A (eDP)\n");
3f51e471
RV		 2096 return false;
2097 }
2098
d330a953 2099 if (!i915.enable_psr) {
105b7c11 2100 DRM_DEBUG_KMS("PSR disable by flag\n");
105b7c11
RV		 2101 return false;
2102 }
2103
4c8c7000
RV		 2104 /* Below limitations aren't valid for Broadwell */
2105 if (IS_BROADWELL(dev))
2106 goto out;
2107
3f51e471
RV		 2108 if (I915_READ(HSW_STEREO_3D_CTL(intel_crtc->config.cpu_transcoder)) &
2109 S3D_ENABLE) {
2110 DRM_DEBUG_KMS("PSR condition failed: Stereo 3D is Enabled\n");
3f51e471
RV		 2111 return false;
2112 }
2113
ca73b4f0 2114 if (intel_crtc->config.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) {
3f51e471 2115 DRM_DEBUG_KMS("PSR condition failed: Interlaced is Enabled\n");
3f51e471
RV		 2116 return false;
2117 }
2118
4c8c7000 2119 out:
a031d709 2120 dev_priv->psr.source_ok = true;
3f51e471
RV		 2121 return true;
2122}
2123
3d739d92 2124static void intel_edp_psr_do_enable(struct intel_dp *intel_dp)
2b28bb1b 2125{
7c8f8a70
RV		 2126 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
2127 struct drm_device *dev = intel_dig_port->base.base.dev;
2128 struct drm_i915_private *dev_priv = dev->dev_private;
2b28bb1b 2129
3638379c
DV		 2130 WARN_ON(I915_READ(EDP_PSR_CTL(dev)) & EDP_PSR_ENABLE);
2131 WARN_ON(dev_priv->psr.active);
f0355c4a 2132 lockdep_assert_held(&dev_priv->psr.lock);
2b28bb1b 2133
2b28bb1b
RV		 2134 /* Enable PSR on the panel */
2135 intel_edp_psr_enable_sink(intel_dp);
2136
2137 /* Enable PSR on the host */
2138 intel_edp_psr_enable_source(intel_dp);
7c8f8a70 2139
7c8f8a70 2140 dev_priv->psr.active = true;
2b28bb1b
RV		 2141}
2142
3d739d92
RV		 2143void intel_edp_psr_enable(struct intel_dp *intel_dp)
2144{
2145 struct drm_device *dev = intel_dp_to_dev(intel_dp);
109fc2ad 2146 struct drm_i915_private *dev_priv = dev->dev_private;
3d739d92 2147
4704c573
RV		 2148 if (!HAS_PSR(dev)) {
2149 DRM_DEBUG_KMS("PSR not supported on this platform\n");
2150 return;
2151 }
2152
34eb7579
RV		 2153 if (!is_edp_psr(intel_dp)) {
2154 DRM_DEBUG_KMS("PSR not supported by this panel\n");
2155 return;
2156 }
2157
f0355c4a 2158 mutex_lock(&dev_priv->psr.lock);
109fc2ad
DV		 2159 if (dev_priv->psr.enabled) {
2160 DRM_DEBUG_KMS("PSR already in use\n");
f0355c4a 2161 mutex_unlock(&dev_priv->psr.lock);
109fc2ad
DV		 2162 return;
2163 }
2164
9ca15301
DV		 2165 dev_priv->psr.busy_frontbuffer_bits = 0;
2166
16487254
RV		 2167 /* Setup PSR once */
2168 intel_edp_psr_setup(intel_dp);
2169
7c8f8a70 2170 if (intel_edp_psr_match_conditions(intel_dp))
9ca15301 2171 dev_priv->psr.enabled = intel_dp;
f0355c4a 2172 mutex_unlock(&dev_priv->psr.lock);
3d739d92
RV		 2173}
2174
2b28bb1b
RV		 2175void intel_edp_psr_disable(struct intel_dp *intel_dp)
2176{
2177 struct drm_device *dev = intel_dp_to_dev(intel_dp);
2178 struct drm_i915_private *dev_priv = dev->dev_private;
2179
f0355c4a
DV		 2180 mutex_lock(&dev_priv->psr.lock);
2181 if (!dev_priv->psr.enabled) {
2182 mutex_unlock(&dev_priv->psr.lock);
2183 return;
2184 }
2185
3638379c
DV		 2186 if (dev_priv->psr.active) {
2187 I915_WRITE(EDP_PSR_CTL(dev),
2188 I915_READ(EDP_PSR_CTL(dev)) & ~EDP_PSR_ENABLE);
2189
2190 /* Wait till PSR is idle */
2191 if (_wait_for((I915_READ(EDP_PSR_STATUS_CTL(dev)) &
2192 EDP_PSR_STATUS_STATE_MASK) == 0, 2000, 10))
2193 DRM_ERROR("Timed out waiting for PSR Idle State\n");
2b28bb1b 2194
3638379c
DV		 2195 dev_priv->psr.active = false;
2196 } else {
2197 WARN_ON(I915_READ(EDP_PSR_CTL(dev)) & EDP_PSR_ENABLE);
2198 }
7c8f8a70 2199
2807cf69 2200 dev_priv->psr.enabled = NULL;
f0355c4a 2201 mutex_unlock(&dev_priv->psr.lock);
9ca15301
DV		 2202
2203 cancel_delayed_work_sync(&dev_priv->psr.work);
2b28bb1b
RV		 2204}
2205
f02a326e 2206static void intel_edp_psr_work(struct work_struct *work)
7c8f8a70
RV		 2207{
2208 struct drm_i915_private *dev_priv =
2209 container_of(work, typeof(*dev_priv), psr.work.work);
2807cf69
DV		 2210 struct intel_dp *intel_dp = dev_priv->psr.enabled;
2211
f0355c4a
DV		 2212 mutex_lock(&dev_priv->psr.lock);
2213 intel_dp = dev_priv->psr.enabled;
2214
2807cf69 2215 if (!intel_dp)
f0355c4a 2216 goto unlock;
2807cf69 2217
9ca15301
DV		 2218 /*
2219 * The delayed work can race with an invalidate hence we need to
2220 * recheck. Since psr_flush first clears this and then reschedules we
2221 * won't ever miss a flush when bailing out here.
2222 */
2223 if (dev_priv->psr.busy_frontbuffer_bits)
2224 goto unlock;
2225
2226 intel_edp_psr_do_enable(intel_dp);
f0355c4a
DV		 2227unlock:
2228 mutex_unlock(&dev_priv->psr.lock);
3d739d92
RV		 2229}
2230
9ca15301 2231static void intel_edp_psr_do_exit(struct drm_device *dev)
7c8f8a70
RV		 2232{
2233 struct drm_i915_private *dev_priv = dev->dev_private;
2234
3638379c
DV		 2235 if (dev_priv->psr.active) {
2236 u32 val = I915_READ(EDP_PSR_CTL(dev));
2237
2238 WARN_ON(!(val & EDP_PSR_ENABLE));
2239
2240 I915_WRITE(EDP_PSR_CTL(dev), val & ~EDP_PSR_ENABLE);
2241
2242 dev_priv->psr.active = false;
2243 }
7c8f8a70 2244
9ca15301
DV		 2245}
2246
2247void intel_edp_psr_invalidate(struct drm_device *dev,
2248 unsigned frontbuffer_bits)
2249{
2250 struct drm_i915_private *dev_priv = dev->dev_private;
2251 struct drm_crtc *crtc;
2252 enum pipe pipe;
2253
9ca15301
DV		 2254 mutex_lock(&dev_priv->psr.lock);
2255 if (!dev_priv->psr.enabled) {
2256 mutex_unlock(&dev_priv->psr.lock);
2257 return;
2258 }
2259
2260 crtc = dp_to_dig_port(dev_priv->psr.enabled)->base.base.crtc;
2261 pipe = to_intel_crtc(crtc)->pipe;
2262
2263 intel_edp_psr_do_exit(dev);
2264
2265 frontbuffer_bits &= INTEL_FRONTBUFFER_ALL_MASK(pipe);
2266
2267 dev_priv->psr.busy_frontbuffer_bits |= frontbuffer_bits;
2268 mutex_unlock(&dev_priv->psr.lock);
2269}
2270
2271void intel_edp_psr_flush(struct drm_device *dev,
2272 unsigned frontbuffer_bits)
2273{
2274 struct drm_i915_private *dev_priv = dev->dev_private;
2275 struct drm_crtc *crtc;
2276 enum pipe pipe;
2277
9ca15301
DV		 2278 mutex_lock(&dev_priv->psr.lock);
2279 if (!dev_priv->psr.enabled) {
2280 mutex_unlock(&dev_priv->psr.lock);
2281 return;
2282 }
2283
2284 crtc = dp_to_dig_port(dev_priv->psr.enabled)->base.base.crtc;
2285 pipe = to_intel_crtc(crtc)->pipe;
2286 dev_priv->psr.busy_frontbuffer_bits &= ~frontbuffer_bits;
2287
2288 /*
2289 * On Haswell sprite plane updates don't result in a psr invalidating
2290 * signal in the hardware. Which means we need to manually fake this in
2291 * software for all flushes, not just when we've seen a preceding
2292 * invalidation through frontbuffer rendering.
2293 */
2294 if (IS_HASWELL(dev) &&
2295 (frontbuffer_bits & INTEL_FRONTBUFFER_SPRITE(pipe)))
2296 intel_edp_psr_do_exit(dev);
2297
2298 if (!dev_priv->psr.active && !dev_priv->psr.busy_frontbuffer_bits)
2299 schedule_delayed_work(&dev_priv->psr.work,
2300 msecs_to_jiffies(100));
f0355c4a 2301 mutex_unlock(&dev_priv->psr.lock);
7c8f8a70
RV		 2302}
2303
2304void intel_edp_psr_init(struct drm_device *dev)
2305{
2306 struct drm_i915_private *dev_priv = dev->dev_private;
2307
7c8f8a70 2308 INIT_DELAYED_WORK(&dev_priv->psr.work, intel_edp_psr_work);
f0355c4a 2309 mutex_init(&dev_priv->psr.lock);
7c8f8a70
RV		 2310}
2311
e8cb4558 2312static void intel_disable_dp(struct intel_encoder *encoder)
d240f20f 2313{
e8cb4558 2314 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
982a3866 2315 struct drm_device *dev = encoder->base.dev;
6cb49835
DV		 2316
2317 /* Make sure the panel is off before trying to change the mode. But also
2318 * ensure that we have vdd while we switch off the panel. */
24f3e092 2319 intel_edp_panel_vdd_on(intel_dp);
4be73780 2320 intel_edp_backlight_off(intel_dp);
fdbc3b1f 2321 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF);
4be73780 2322 intel_edp_panel_off(intel_dp);
3739850b 2323
08aff3fe
VS		 2324 /* disable the port before the pipe on g4x */
2325 if (INTEL_INFO(dev)->gen < 5)
3739850b 2326 intel_dp_link_down(intel_dp);
d240f20f
JB		 2327}
2328
08aff3fe 2329static void ilk_post_disable_dp(struct intel_encoder *encoder)
d240f20f 2330{
2bd2ad64 2331 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
982a3866 2332 enum port port = dp_to_dig_port(intel_dp)->port;
2bd2ad64 2333
49277c31 2334 intel_dp_link_down(intel_dp);
08aff3fe
VS		 2335 if (port == PORT_A)
2336 ironlake_edp_pll_off(intel_dp);
49277c31
VS		 2337}
2338
2339static void vlv_post_disable_dp(struct intel_encoder *encoder)
2340{
2341 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2342
2343 intel_dp_link_down(intel_dp);
2bd2ad64
DV		 2344}
2345
580d3811
VS		 2346static void chv_post_disable_dp(struct intel_encoder *encoder)
2347{
2348 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2349 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
2350 struct drm_device *dev = encoder->base.dev;
2351 struct drm_i915_private *dev_priv = dev->dev_private;
2352 struct intel_crtc *intel_crtc =
2353 to_intel_crtc(encoder->base.crtc);
2354 enum dpio_channel ch = vlv_dport_to_channel(dport);
2355 enum pipe pipe = intel_crtc->pipe;
2356 u32 val;
2357
2358 intel_dp_link_down(intel_dp);
2359
2360 mutex_lock(&dev_priv->dpio_lock);
2361
2362 /* Propagate soft reset to data lane reset */
97fd4d5c 2363 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch));
d2152b25 2364 val |= CHV_PCS_REQ_SOFTRESET_EN;
97fd4d5c 2365 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val);
d2152b25 2366
97fd4d5c
VS		 2367 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch));
2368 val |= CHV_PCS_REQ_SOFTRESET_EN;
2369 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val);
2370
2371 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch));
2372 val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);
2373 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val);
2374
2375 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch));
580d3811 2376 val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);
97fd4d5c 2377 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val);
580d3811
VS		 2378
2379 mutex_unlock(&dev_priv->dpio_lock);
2380}
2381
7b13b58a
VS		 2382static void
2383_intel_dp_set_link_train(struct intel_dp *intel_dp,
2384 uint32_t *DP,
2385 uint8_t dp_train_pat)
2386{
2387 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
2388 struct drm_device *dev = intel_dig_port->base.base.dev;
2389 struct drm_i915_private *dev_priv = dev->dev_private;
2390 enum port port = intel_dig_port->port;
2391
2392 if (HAS_DDI(dev)) {
2393 uint32_t temp = I915_READ(DP_TP_CTL(port));
2394
2395 if (dp_train_pat & DP_LINK_SCRAMBLING_DISABLE)
2396 temp |= DP_TP_CTL_SCRAMBLE_DISABLE;
2397 else
2398 temp &= ~DP_TP_CTL_SCRAMBLE_DISABLE;
2399
2400 temp &= ~DP_TP_CTL_LINK_TRAIN_MASK;
2401 switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) {
2402 case DP_TRAINING_PATTERN_DISABLE:
2403 temp |= DP_TP_CTL_LINK_TRAIN_NORMAL;
2404
2405 break;
2406 case DP_TRAINING_PATTERN_1:
2407 temp |= DP_TP_CTL_LINK_TRAIN_PAT1;
2408 break;
2409 case DP_TRAINING_PATTERN_2:
2410 temp |= DP_TP_CTL_LINK_TRAIN_PAT2;
2411 break;
2412 case DP_TRAINING_PATTERN_3:
2413 temp |= DP_TP_CTL_LINK_TRAIN_PAT3;
2414 break;
2415 }
2416 I915_WRITE(DP_TP_CTL(port), temp);
2417
2418 } else if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || port != PORT_A)) {
2419 *DP &= ~DP_LINK_TRAIN_MASK_CPT;
2420
2421 switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) {
2422 case DP_TRAINING_PATTERN_DISABLE:
2423 *DP |= DP_LINK_TRAIN_OFF_CPT;
2424 break;
2425 case DP_TRAINING_PATTERN_1:
2426 *DP |= DP_LINK_TRAIN_PAT_1_CPT;
2427 break;
2428 case DP_TRAINING_PATTERN_2:
2429 *DP |= DP_LINK_TRAIN_PAT_2_CPT;
2430 break;
2431 case DP_TRAINING_PATTERN_3:
2432 DRM_ERROR("DP training pattern 3 not supported\n");
2433 *DP |= DP_LINK_TRAIN_PAT_2_CPT;
2434 break;
2435 }
2436
2437 } else {
2438 if (IS_CHERRYVIEW(dev))
2439 *DP &= ~DP_LINK_TRAIN_MASK_CHV;
2440 else
2441 *DP &= ~DP_LINK_TRAIN_MASK;
2442
2443 switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) {
2444 case DP_TRAINING_PATTERN_DISABLE:
2445 *DP |= DP_LINK_TRAIN_OFF;
2446 break;
2447 case DP_TRAINING_PATTERN_1:
2448 *DP |= DP_LINK_TRAIN_PAT_1;
2449 break;
2450 case DP_TRAINING_PATTERN_2:
2451 *DP |= DP_LINK_TRAIN_PAT_2;
2452 break;
2453 case DP_TRAINING_PATTERN_3:
2454 if (IS_CHERRYVIEW(dev)) {
2455 *DP |= DP_LINK_TRAIN_PAT_3_CHV;
2456 } else {
2457 DRM_ERROR("DP training pattern 3 not supported\n");
2458 *DP |= DP_LINK_TRAIN_PAT_2;
2459 }
2460 break;
2461 }
2462 }
2463}
2464
2465static void intel_dp_enable_port(struct intel_dp *intel_dp)
2466{
2467 struct drm_device *dev = intel_dp_to_dev(intel_dp);
2468 struct drm_i915_private *dev_priv = dev->dev_private;
2469
2470 intel_dp->DP |= DP_PORT_EN;
2471
2472 /* enable with pattern 1 (as per spec) */
2473 _intel_dp_set_link_train(intel_dp, &intel_dp->DP,
2474 DP_TRAINING_PATTERN_1);
2475
2476 I915_WRITE(intel_dp->output_reg, intel_dp->DP);
2477 POSTING_READ(intel_dp->output_reg);
580d3811
VS		 2478}
2479
e8cb4558 2480static void intel_enable_dp(struct intel_encoder *encoder)
d240f20f 2481{
e8cb4558
DV		 2482 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2483 struct drm_device *dev = encoder->base.dev;
2484 struct drm_i915_private *dev_priv = dev->dev_private;
2485 uint32_t dp_reg = I915_READ(intel_dp->output_reg);
5d613501 2486
0c33d8d7
DV		 2487 if (WARN_ON(dp_reg & DP_PORT_EN))
2488 return;
5d613501 2489
7b13b58a 2490 intel_dp_enable_port(intel_dp);
24f3e092 2491 intel_edp_panel_vdd_on(intel_dp);
4be73780 2492 intel_edp_panel_on(intel_dp);
1e0560e0 2493 intel_edp_panel_vdd_off(intel_dp, true);
f01eca2e 2494 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
33a34e4e 2495 intel_dp_start_link_train(intel_dp);
33a34e4e 2496 intel_dp_complete_link_train(intel_dp);
3ab9c637 2497 intel_dp_stop_link_train(intel_dp);
ab1f90f9 2498}
89b667f8 2499
ecff4f3b
JN		 2500static void g4x_enable_dp(struct intel_encoder *encoder)
2501{
828f5c6e
JN		 2502 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2503
ecff4f3b 2504 intel_enable_dp(encoder);
4be73780 2505 intel_edp_backlight_on(intel_dp);
ab1f90f9 2506}
89b667f8 2507
ab1f90f9
JN		 2508static void vlv_enable_dp(struct intel_encoder *encoder)
2509{
828f5c6e
JN		 2510 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2511
4be73780 2512 intel_edp_backlight_on(intel_dp);
d240f20f
JB		 2513}
2514
ecff4f3b 2515static void g4x_pre_enable_dp(struct intel_encoder *encoder)
ab1f90f9
JN		 2516{
2517 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2518 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
2519
8ac33ed3
DV		 2520 intel_dp_prepare(encoder);
2521
d41f1efb
DV		 2522 /* Only ilk+ has port A */
2523 if (dport->port == PORT_A) {
2524 ironlake_set_pll_cpu_edp(intel_dp);
ab1f90f9 2525 ironlake_edp_pll_on(intel_dp);
d41f1efb 2526 }
ab1f90f9
JN		 2527}
2528
a4a5d2f8
VS		 2529static void vlv_steal_power_sequencer(struct drm_device *dev,
2530 enum pipe pipe)
2531{
2532 struct drm_i915_private *dev_priv = dev->dev_private;
2533 struct intel_encoder *encoder;
2534
2535 lockdep_assert_held(&dev_priv->pps_mutex);
2536
2537 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
2538 base.head) {
2539 struct intel_dp *intel_dp;
773538e8 2540 enum port port;
a4a5d2f8
VS		 2541
2542 if (encoder->type != INTEL_OUTPUT_EDP)
2543 continue;
2544
2545 intel_dp = enc_to_intel_dp(&encoder->base);
773538e8 2546 port = dp_to_dig_port(intel_dp)->port;
a4a5d2f8
VS		 2547
2548 if (intel_dp->pps_pipe != pipe)
2549 continue;
2550
2551 DRM_DEBUG_KMS("stealing pipe %c power sequencer from port %c\n",
773538e8 2552 pipe_name(pipe), port_name(port));
a4a5d2f8
VS		 2553
2554 /* make sure vdd is off before we steal it */
2555 edp_panel_vdd_off_sync(intel_dp);
2556
2557 intel_dp->pps_pipe = INVALID_PIPE;
2558 }
2559}
2560
2561static void vlv_init_panel_power_sequencer(struct intel_dp *intel_dp)
2562{
2563 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
2564 struct intel_encoder *encoder = &intel_dig_port->base;
2565 struct drm_device *dev = encoder->base.dev;
2566 struct drm_i915_private *dev_priv = dev->dev_private;
2567 struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
2568 struct edp_power_seq power_seq;
2569
2570 lockdep_assert_held(&dev_priv->pps_mutex);
2571
2572 if (intel_dp->pps_pipe == crtc->pipe)
2573 return;
2574
2575 /*
2576 * If another power sequencer was being used on this
2577 * port previously make sure to turn off vdd there while
2578 * we still have control of it.
2579 */
2580 if (intel_dp->pps_pipe != INVALID_PIPE)
2581 edp_panel_vdd_off_sync(intel_dp);
2582
2583 /*
2584 * We may be stealing the power
2585 * sequencer from another port.
2586 */
2587 vlv_steal_power_sequencer(dev, crtc->pipe);
2588
2589 /* now it's all ours */
2590 intel_dp->pps_pipe = crtc->pipe;
2591
2592 DRM_DEBUG_KMS("initializing pipe %c power sequencer for port %c\n",
2593 pipe_name(intel_dp->pps_pipe), port_name(intel_dig_port->port));
2594
2595 /* init power sequencer on this pipe and port */
2596 intel_dp_init_panel_power_sequencer(dev, intel_dp, &power_seq);
2597 intel_dp_init_panel_power_sequencer_registers(dev, intel_dp,
2598 &power_seq);
2599}
2600
ab1f90f9 2601static void vlv_pre_enable_dp(struct intel_encoder *encoder)
a4fc5ed6 2602{
2bd2ad64 2603 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
bc7d38a4 2604 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
b2634017 2605 struct drm_device *dev = encoder->base.dev;
89b667f8 2606 struct drm_i915_private *dev_priv = dev->dev_private;
ab1f90f9 2607 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
e4607fcf 2608 enum dpio_channel port = vlv_dport_to_channel(dport);
ab1f90f9
JN		 2609 int pipe = intel_crtc->pipe;
2610 u32 val;
a4fc5ed6 2611
ab1f90f9 2612 mutex_lock(&dev_priv->dpio_lock);
89b667f8 2613
ab3c759a 2614 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(port));
ab1f90f9
JN		 2615 val = 0;
2616 if (pipe)
2617 val |= (1<<21);
2618 else
2619 val &= ~(1<<21);
2620 val |= 0x001000c4;
ab3c759a
CML		 2621 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW8(port), val);
2622 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW14(port), 0x00760018);
2623 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW23(port), 0x00400888);
89b667f8 2624
ab1f90f9
JN		 2625 mutex_unlock(&dev_priv->dpio_lock);
2626
2cac613b 2627 if (is_edp(intel_dp)) {
773538e8 2628 pps_lock(intel_dp);
a4a5d2f8 2629 vlv_init_panel_power_sequencer(intel_dp);
773538e8 2630 pps_unlock(intel_dp);
2cac613b 2631 }
bf13e81b 2632
ab1f90f9
JN		 2633 intel_enable_dp(encoder);
2634
e4607fcf 2635 vlv_wait_port_ready(dev_priv, dport);
89b667f8
JB		 2636}
2637
ecff4f3b 2638static void vlv_dp_pre_pll_enable(struct intel_encoder *encoder)
89b667f8
JB		 2639{
2640 struct intel_digital_port *dport = enc_to_dig_port(&encoder->base);
2641 struct drm_device *dev = encoder->base.dev;
2642 struct drm_i915_private *dev_priv = dev->dev_private;
5e69f97f
CML		 2643 struct intel_crtc *intel_crtc =
2644 to_intel_crtc(encoder->base.crtc);
e4607fcf 2645 enum dpio_channel port = vlv_dport_to_channel(dport);
5e69f97f 2646 int pipe = intel_crtc->pipe;
89b667f8 2647
8ac33ed3
DV		 2648 intel_dp_prepare(encoder);
2649
89b667f8 2650 /* Program Tx lane resets to default */
0980a60f 2651 mutex_lock(&dev_priv->dpio_lock);
ab3c759a 2652 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW0(port),
89b667f8
JB		 2653 DPIO_PCS_TX_LANE2_RESET |
2654 DPIO_PCS_TX_LANE1_RESET);
ab3c759a 2655 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW1(port),
89b667f8
JB		 2656 DPIO_PCS_CLK_CRI_RXEB_EIOS_EN |
2657 DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN |
2658 (1<<DPIO_PCS_CLK_DATAWIDTH_SHIFT) |
2659 DPIO_PCS_CLK_SOFT_RESET);
2660
2661 /* Fix up inter-pair skew failure */
ab3c759a
CML		 2662 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW12(port), 0x00750f00);
2663 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW11(port), 0x00001500);
2664 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW14(port), 0x40400000);
0980a60f 2665 mutex_unlock(&dev_priv->dpio_lock);
a4fc5ed6
KP		 2666}
2667
e4a1d846
CML		 2668static void chv_pre_enable_dp(struct intel_encoder *encoder)
2669{
2670 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2671 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
2672 struct drm_device *dev = encoder->base.dev;
2673 struct drm_i915_private *dev_priv = dev->dev_private;
e4a1d846
CML		 2674 struct intel_crtc *intel_crtc =
2675 to_intel_crtc(encoder->base.crtc);
2676 enum dpio_channel ch = vlv_dport_to_channel(dport);
2677 int pipe = intel_crtc->pipe;
2678 int data, i;
949c1d43 2679 u32 val;
e4a1d846 2680
e4a1d846 2681 mutex_lock(&dev_priv->dpio_lock);
949c1d43
VS		 2682
2683 /* Deassert soft data lane reset*/
97fd4d5c 2684 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch));
d2152b25 2685 val |= CHV_PCS_REQ_SOFTRESET_EN;
97fd4d5c
VS		 2686 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val);
2687
2688 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch));
2689 val |= CHV_PCS_REQ_SOFTRESET_EN;
2690 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val);
2691
2692 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch));
2693 val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);
2694 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val);
d2152b25 2695
97fd4d5c 2696 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch));
949c1d43 2697 val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);
97fd4d5c 2698 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val);
949c1d43
VS		 2699
2700 /* Program Tx lane latency optimal setting*/
e4a1d846
CML		 2701 for (i = 0; i < 4; i++) {
2702 /* Set the latency optimal bit */
2703 data = (i == 1) ? 0x0 : 0x6;
2704 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW11(ch, i),
2705 data << DPIO_FRC_LATENCY_SHFIT);
2706
2707 /* Set the upar bit */
2708 data = (i == 1) ? 0x0 : 0x1;
2709 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW14(ch, i),
2710 data << DPIO_UPAR_SHIFT);
2711 }
2712
2713 /* Data lane stagger programming */
2714 /* FIXME: Fix up value only after power analysis */
2715
2716 mutex_unlock(&dev_priv->dpio_lock);
2717
2718 if (is_edp(intel_dp)) {
773538e8 2719 pps_lock(intel_dp);
a4a5d2f8 2720 vlv_init_panel_power_sequencer(intel_dp);
773538e8 2721 pps_unlock(intel_dp);
e4a1d846
CML		 2722 }
2723
2724 intel_enable_dp(encoder);
2725
2726 vlv_wait_port_ready(dev_priv, dport);
2727}
2728
9197c88b
VS		 2729static void chv_dp_pre_pll_enable(struct intel_encoder *encoder)
2730{
2731 struct intel_digital_port *dport = enc_to_dig_port(&encoder->base);
2732 struct drm_device *dev = encoder->base.dev;
2733 struct drm_i915_private *dev_priv = dev->dev_private;
2734 struct intel_crtc *intel_crtc =
2735 to_intel_crtc(encoder->base.crtc);
2736 enum dpio_channel ch = vlv_dport_to_channel(dport);
2737 enum pipe pipe = intel_crtc->pipe;
2738 u32 val;
2739
625695f8
VS		 2740 intel_dp_prepare(encoder);
2741
9197c88b
VS		 2742 mutex_lock(&dev_priv->dpio_lock);
2743
b9e5ac3c
VS		 2744 /* program left/right clock distribution */
2745 if (pipe != PIPE_B) {
2746 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0);
2747 val &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK);
2748 if (ch == DPIO_CH0)
2749 val |= CHV_BUFLEFTENA1_FORCE;
2750 if (ch == DPIO_CH1)
2751 val |= CHV_BUFRIGHTENA1_FORCE;
2752 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val);
2753 } else {
2754 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1);
2755 val &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK);
2756 if (ch == DPIO_CH0)
2757 val |= CHV_BUFLEFTENA2_FORCE;
2758 if (ch == DPIO_CH1)
2759 val |= CHV_BUFRIGHTENA2_FORCE;
2760 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val);
2761 }
2762
9197c88b
VS		 2763 /* program clock channel usage */
2764 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(ch));
2765 val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE;
2766 if (pipe != PIPE_B)
2767 val &= ~CHV_PCS_USEDCLKCHANNEL;
2768 else
2769 val |= CHV_PCS_USEDCLKCHANNEL;
2770 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW8(ch), val);
2771
2772 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW8(ch));
2773 val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE;
2774 if (pipe != PIPE_B)
2775 val &= ~CHV_PCS_USEDCLKCHANNEL;
2776 else
2777 val |= CHV_PCS_USEDCLKCHANNEL;
2778 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW8(ch), val);
2779
2780 /*
2781 * This a a bit weird since generally CL
2782 * matches the pipe, but here we need to
2783 * pick the CL based on the port.
2784 */
2785 val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW19(ch));
2786 if (pipe != PIPE_B)
2787 val &= ~CHV_CMN_USEDCLKCHANNEL;
2788 else
2789 val |= CHV_CMN_USEDCLKCHANNEL;
2790 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW19(ch), val);
2791
2792 mutex_unlock(&dev_priv->dpio_lock);
2793}
2794
a4fc5ed6 2795/*
df0c237d
JB		 2796 * Native read with retry for link status and receiver capability reads for
2797 * cases where the sink may still be asleep.
9d1a1031
JN		 2798 *
2799 * Sinks are *supposed* to come up within 1ms from an off state, but we're also
2800 * supposed to retry 3 times per the spec.
a4fc5ed6 2801 */
9d1a1031
JN		 2802static ssize_t
2803intel_dp_dpcd_read_wake(struct drm_dp_aux *aux, unsigned int offset,
2804 void *buffer, size_t size)
a4fc5ed6 2805{
9d1a1031
JN		 2806 ssize_t ret;
2807 int i;
61da5fab 2808
61da5fab 2809 for (i = 0; i < 3; i++) {
9d1a1031
JN		 2810 ret = drm_dp_dpcd_read(aux, offset, buffer, size);
2811 if (ret == size)
2812 return ret;
61da5fab
JB		 2813 msleep(1);
2814 }
a4fc5ed6 2815
9d1a1031 2816 return ret;
a4fc5ed6
KP		 2817}
2818
2819/*
2820 * Fetch AUX CH registers 0x202 - 0x207 which contain
2821 * link status information
2822 */
2823static bool
93f62dad 2824intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE])
a4fc5ed6 2825{
9d1a1031
JN		 2826 return intel_dp_dpcd_read_wake(&intel_dp->aux,
2827 DP_LANE0_1_STATUS,
2828 link_status,
2829 DP_LINK_STATUS_SIZE) == DP_LINK_STATUS_SIZE;
a4fc5ed6
KP		 2830}
2831
1100244e 2832/* These are source-specific values. */
a4fc5ed6 2833static uint8_t
1a2eb460 2834intel_dp_voltage_max(struct intel_dp *intel_dp)
a4fc5ed6 2835{
30add22d 2836 struct drm_device *dev = intel_dp_to_dev(intel_dp);
bc7d38a4 2837 enum port port = dp_to_dig_port(intel_dp)->port;
1a2eb460 2838
9576c27f 2839 if (IS_VALLEYVIEW(dev))
bd60018a 2840 return DP_TRAIN_VOLTAGE_SWING_LEVEL_3;
bc7d38a4 2841 else if (IS_GEN7(dev) && port == PORT_A)
bd60018a 2842 return DP_TRAIN_VOLTAGE_SWING_LEVEL_2;
bc7d38a4 2843 else if (HAS_PCH_CPT(dev) && port != PORT_A)
bd60018a 2844 return DP_TRAIN_VOLTAGE_SWING_LEVEL_3;
1a2eb460 2845 else
bd60018a 2846 return DP_TRAIN_VOLTAGE_SWING_LEVEL_2;
1a2eb460
KP		 2847}
2848
2849static uint8_t
2850intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing)
2851{
30add22d 2852 struct drm_device *dev = intel_dp_to_dev(intel_dp);
bc7d38a4 2853 enum port port = dp_to_dig_port(intel_dp)->port;
1a2eb460 2854
9576c27f 2855 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
d6c0d722 2856 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a
SJ		 2857 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
2858 return DP_TRAIN_PRE_EMPH_LEVEL_3;
2859 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
2860 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2861 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
2862 return DP_TRAIN_PRE_EMPH_LEVEL_1;
2863 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
d6c0d722 2864 default:
bd60018a 2865 return DP_TRAIN_PRE_EMPH_LEVEL_0;
d6c0d722 2866 }
e2fa6fba
P		 2867 } else if (IS_VALLEYVIEW(dev)) {
2868 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a
SJ		 2869 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
2870 return DP_TRAIN_PRE_EMPH_LEVEL_3;
2871 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
2872 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2873 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
2874 return DP_TRAIN_PRE_EMPH_LEVEL_1;
2875 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
e2fa6fba 2876 default:
bd60018a 2877 return DP_TRAIN_PRE_EMPH_LEVEL_0;
e2fa6fba 2878 }
bc7d38a4 2879 } else if (IS_GEN7(dev) && port == PORT_A) {
1a2eb460 2880 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a
SJ		 2881 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
2882 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2883 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
2884 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
2885 return DP_TRAIN_PRE_EMPH_LEVEL_1;
1a2eb460 2886 default:
bd60018a 2887 return DP_TRAIN_PRE_EMPH_LEVEL_0;
1a2eb460
KP		 2888 }
2889 } else {
2890 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a
SJ		 2891 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
2892 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2893 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
2894 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2895 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
2896 return DP_TRAIN_PRE_EMPH_LEVEL_1;
2897 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
1a2eb460 2898 default:
bd60018a 2899 return DP_TRAIN_PRE_EMPH_LEVEL_0;
1a2eb460 2900 }
a4fc5ed6
KP		 2901 }
2902}
2903
e2fa6fba
P		 2904static uint32_t intel_vlv_signal_levels(struct intel_dp *intel_dp)
2905{
2906 struct drm_device *dev = intel_dp_to_dev(intel_dp);
2907 struct drm_i915_private *dev_priv = dev->dev_private;
2908 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
5e69f97f
CML		 2909 struct intel_crtc *intel_crtc =
2910 to_intel_crtc(dport->base.base.crtc);
e2fa6fba
P		 2911 unsigned long demph_reg_value, preemph_reg_value,
2912 uniqtranscale_reg_value;
2913 uint8_t train_set = intel_dp->train_set[0];
e4607fcf 2914 enum dpio_channel port = vlv_dport_to_channel(dport);
5e69f97f 2915 int pipe = intel_crtc->pipe;
e2fa6fba
P		 2916
2917 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) {
bd60018a 2918 case DP_TRAIN_PRE_EMPH_LEVEL_0:
e2fa6fba
P		 2919 preemph_reg_value = 0x0004000;
2920 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2921 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e2fa6fba
P		 2922 demph_reg_value = 0x2B405555;
2923 uniqtranscale_reg_value = 0x552AB83A;
2924 break;
bd60018a 2925 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e2fa6fba
P		 2926 demph_reg_value = 0x2B404040;
2927 uniqtranscale_reg_value = 0x5548B83A;
2928 break;
bd60018a 2929 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
e2fa6fba
P		 2930 demph_reg_value = 0x2B245555;
2931 uniqtranscale_reg_value = 0x5560B83A;
2932 break;
bd60018a 2933 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
e2fa6fba
P		 2934 demph_reg_value = 0x2B405555;
2935 uniqtranscale_reg_value = 0x5598DA3A;
2936 break;
2937 default:
2938 return 0;
2939 }
2940 break;
bd60018a 2941 case DP_TRAIN_PRE_EMPH_LEVEL_1:
e2fa6fba
P		 2942 preemph_reg_value = 0x0002000;
2943 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2944 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e2fa6fba
P		 2945 demph_reg_value = 0x2B404040;
2946 uniqtranscale_reg_value = 0x5552B83A;
2947 break;
bd60018a 2948 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e2fa6fba
P		 2949 demph_reg_value = 0x2B404848;
2950 uniqtranscale_reg_value = 0x5580B83A;
2951 break;
bd60018a 2952 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
e2fa6fba
P		 2953 demph_reg_value = 0x2B404040;
2954 uniqtranscale_reg_value = 0x55ADDA3A;
2955 break;
2956 default:
2957 return 0;
2958 }
2959 break;
bd60018a 2960 case DP_TRAIN_PRE_EMPH_LEVEL_2:
e2fa6fba
P		 2961 preemph_reg_value = 0x0000000;
2962 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2963 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e2fa6fba
P		 2964 demph_reg_value = 0x2B305555;
2965 uniqtranscale_reg_value = 0x5570B83A;
2966 break;
bd60018a 2967 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e2fa6fba
P		 2968 demph_reg_value = 0x2B2B4040;
2969 uniqtranscale_reg_value = 0x55ADDA3A;
2970 break;
2971 default:
2972 return 0;
2973 }
2974 break;
bd60018a 2975 case DP_TRAIN_PRE_EMPH_LEVEL_3:
e2fa6fba
P		 2976 preemph_reg_value = 0x0006000;
2977 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2978 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e2fa6fba
P		 2979 demph_reg_value = 0x1B405555;
2980 uniqtranscale_reg_value = 0x55ADDA3A;
2981 break;
2982 default:
2983 return 0;
2984 }
2985 break;
2986 default:
2987 return 0;
2988 }
2989
0980a60f 2990 mutex_lock(&dev_priv->dpio_lock);
ab3c759a
CML		 2991 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), 0x00000000);
2992 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW4(port), demph_reg_value);
2993 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW2(port),
e2fa6fba 2994 uniqtranscale_reg_value);
ab3c759a
CML		 2995 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW3(port), 0x0C782040);
2996 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW11(port), 0x00030000);
2997 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW9(port), preemph_reg_value);
2998 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), 0x80000000);
0980a60f 2999 mutex_unlock(&dev_priv->dpio_lock);
e2fa6fba
P		 3000
3001 return 0;
3002}
3003
e4a1d846
CML		 3004static uint32_t intel_chv_signal_levels(struct intel_dp *intel_dp)
3005{
3006 struct drm_device *dev = intel_dp_to_dev(intel_dp);
3007 struct drm_i915_private *dev_priv = dev->dev_private;
3008 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
3009 struct intel_crtc *intel_crtc = to_intel_crtc(dport->base.base.crtc);
f72df8db 3010 u32 deemph_reg_value, margin_reg_value, val;
e4a1d846
CML		 3011 uint8_t train_set = intel_dp->train_set[0];
3012 enum dpio_channel ch = vlv_dport_to_channel(dport);
f72df8db
VS		 3013 enum pipe pipe = intel_crtc->pipe;
3014 int i;
e4a1d846
CML		 3015
3016 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) {
bd60018a 3017 case DP_TRAIN_PRE_EMPH_LEVEL_0:
e4a1d846 3018 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 3019 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e4a1d846
CML		 3020 deemph_reg_value = 128;
3021 margin_reg_value = 52;
3022 break;
bd60018a 3023 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e4a1d846
CML		 3024 deemph_reg_value = 128;
3025 margin_reg_value = 77;
3026 break;
bd60018a 3027 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
e4a1d846
CML		 3028 deemph_reg_value = 128;
3029 margin_reg_value = 102;
3030 break;
bd60018a 3031 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
e4a1d846
CML		 3032 deemph_reg_value = 128;
3033 margin_reg_value = 154;
3034 /* FIXME extra to set for 1200 */
3035 break;
3036 default:
3037 return 0;
3038 }
3039 break;
bd60018a 3040 case DP_TRAIN_PRE_EMPH_LEVEL_1:
e4a1d846 3041 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 3042 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e4a1d846
CML		 3043 deemph_reg_value = 85;
3044 margin_reg_value = 78;
3045 break;
bd60018a 3046 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e4a1d846
CML		 3047 deemph_reg_value = 85;
3048 margin_reg_value = 116;
3049 break;
bd60018a 3050 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
e4a1d846
CML		 3051 deemph_reg_value = 85;
3052 margin_reg_value = 154;
3053 break;
3054 default:
3055 return 0;
3056 }
3057 break;
bd60018a 3058 case DP_TRAIN_PRE_EMPH_LEVEL_2:
e4a1d846 3059 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 3060 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e4a1d846
CML		 3061 deemph_reg_value = 64;
3062 margin_reg_value = 104;
3063 break;
bd60018a 3064 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e4a1d846
CML		 3065 deemph_reg_value = 64;
3066 margin_reg_value = 154;
3067 break;
3068 default:
3069 return 0;
3070 }
3071 break;
bd60018a 3072 case DP_TRAIN_PRE_EMPH_LEVEL_3:
e4a1d846 3073 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 3074 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e4a1d846
CML		 3075 deemph_reg_value = 43;
3076 margin_reg_value = 154;
3077 break;
3078 default:
3079 return 0;
3080 }
3081 break;
3082 default:
3083 return 0;
3084 }
3085
3086 mutex_lock(&dev_priv->dpio_lock);
3087
3088 /* Clear calc init */
1966e59e
VS		 3089 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch));
3090 val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3);
3091 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val);
3092
3093 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch));
3094 val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3);
3095 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val);
e4a1d846
CML		 3096
3097 /* Program swing deemph */
f72df8db
VS		 3098 for (i = 0; i < 4; i++) {
3099 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW4(ch, i));
3100 val &= ~DPIO_SWING_DEEMPH9P5_MASK;
3101 val |= deemph_reg_value << DPIO_SWING_DEEMPH9P5_SHIFT;
3102 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW4(ch, i), val);
3103 }
e4a1d846
CML		 3104
3105 /* Program swing margin */
f72df8db
VS		 3106 for (i = 0; i < 4; i++) {
3107 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW2(ch, i));
1fb44505
VS		 3108 val &= ~DPIO_SWING_MARGIN000_MASK;
3109 val |= margin_reg_value << DPIO_SWING_MARGIN000_SHIFT;
f72df8db
VS		 3110 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW2(ch, i), val);
3111 }
e4a1d846
CML		 3112
3113 /* Disable unique transition scale */
f72df8db
VS		 3114 for (i = 0; i < 4; i++) {
3115 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW3(ch, i));
3116 val &= ~DPIO_TX_UNIQ_TRANS_SCALE_EN;
3117 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW3(ch, i), val);
3118 }
e4a1d846
CML		 3119
3120 if (((train_set & DP_TRAIN_PRE_EMPHASIS_MASK)
bd60018a 3121 == DP_TRAIN_PRE_EMPH_LEVEL_0) &&
e4a1d846 3122 ((train_set & DP_TRAIN_VOLTAGE_SWING_MASK)
bd60018a 3123 == DP_TRAIN_VOLTAGE_SWING_LEVEL_3)) {
e4a1d846
CML		 3124
3125 /*
3126 * The document said it needs to set bit 27 for ch0 and bit 26
3127 * for ch1. Might be a typo in the doc.
3128 * For now, for this unique transition scale selection, set bit
3129 * 27 for ch0 and ch1.
3130 */
f72df8db
VS		 3131 for (i = 0; i < 4; i++) {
3132 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW3(ch, i));
3133 val |= DPIO_TX_UNIQ_TRANS_SCALE_EN;
3134 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW3(ch, i), val);
3135 }
e4a1d846 3136
f72df8db
VS		 3137 for (i = 0; i < 4; i++) {
3138 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW2(ch, i));
3139 val &= ~(0xff << DPIO_UNIQ_TRANS_SCALE_SHIFT);
3140 val |= (0x9a << DPIO_UNIQ_TRANS_SCALE_SHIFT);
3141 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW2(ch, i), val);
3142 }
e4a1d846
CML		 3143 }
3144
3145 /* Start swing calculation */
1966e59e
VS		 3146 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch));
3147 val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3;
3148 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val);
3149
3150 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch));
3151 val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3;
3152 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val);
e4a1d846
CML		 3153
3154 /* LRC Bypass */
3155 val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW30);
3156 val |= DPIO_LRC_BYPASS;
3157 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW30, val);
3158
3159 mutex_unlock(&dev_priv->dpio_lock);
3160
3161 return 0;
3162}
3163
a4fc5ed6 3164static void
0301b3ac
JN		 3165intel_get_adjust_train(struct intel_dp *intel_dp,
3166 const uint8_t link_status[DP_LINK_STATUS_SIZE])
a4fc5ed6
KP		 3167{
3168 uint8_t v = 0;
3169 uint8_t p = 0;
3170 int lane;
1a2eb460
KP		 3171 uint8_t voltage_max;
3172 uint8_t preemph_max;
a4fc5ed6 3173
33a34e4e 3174 for (lane = 0; lane < intel_dp->lane_count; lane++) {
0f037bde
DV		 3175 uint8_t this_v = drm_dp_get_adjust_request_voltage(link_status, lane);
3176 uint8_t this_p = drm_dp_get_adjust_request_pre_emphasis(link_status, lane);
a4fc5ed6
KP		 3177
3178 if (this_v > v)
3179 v = this_v;
3180 if (this_p > p)
3181 p = this_p;
3182 }
3183
1a2eb460 3184 voltage_max = intel_dp_voltage_max(intel_dp);
417e822d
KP		 3185 if (v >= voltage_max)
3186 v = voltage_max | DP_TRAIN_MAX_SWING_REACHED;
a4fc5ed6 3187
1a2eb460
KP		 3188 preemph_max = intel_dp_pre_emphasis_max(intel_dp, v);
3189 if (p >= preemph_max)
3190 p = preemph_max | DP_TRAIN_MAX_PRE_EMPHASIS_REACHED;
a4fc5ed6
KP		 3191
3192 for (lane = 0; lane < 4; lane++)
33a34e4e 3193 intel_dp->train_set[lane] = v | p;
a4fc5ed6
KP		 3194}
3195
3196static uint32_t
f0a3424e 3197intel_gen4_signal_levels(uint8_t train_set)
a4fc5ed6 3198{
3cf2efb1 3199 uint32_t signal_levels = 0;
a4fc5ed6 3200
3cf2efb1 3201 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 3202 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
a4fc5ed6
KP		 3203 default:
3204 signal_levels |= DP_VOLTAGE_0_4;
3205 break;
bd60018a 3206 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
a4fc5ed6
KP		 3207 signal_levels |= DP_VOLTAGE_0_6;
3208 break;
bd60018a 3209 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
a4fc5ed6
KP		 3210 signal_levels |= DP_VOLTAGE_0_8;
3211 break;
bd60018a 3212 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
a4fc5ed6
KP		 3213 signal_levels |= DP_VOLTAGE_1_2;
3214 break;
3215 }
3cf2efb1 3216 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) {
bd60018a 3217 case DP_TRAIN_PRE_EMPH_LEVEL_0:
a4fc5ed6
KP		 3218 default:
3219 signal_levels |= DP_PRE_EMPHASIS_0;
3220 break;
bd60018a 3221 case DP_TRAIN_PRE_EMPH_LEVEL_1:
a4fc5ed6
KP		 3222 signal_levels |= DP_PRE_EMPHASIS_3_5;
3223 break;
bd60018a 3224 case DP_TRAIN_PRE_EMPH_LEVEL_2:
a4fc5ed6
KP		 3225 signal_levels |= DP_PRE_EMPHASIS_6;
3226 break;
bd60018a 3227 case DP_TRAIN_PRE_EMPH_LEVEL_3:
a4fc5ed6
KP		 3228 signal_levels |= DP_PRE_EMPHASIS_9_5;
3229 break;
3230 }
3231 return signal_levels;
3232}
3233
e3421a18
ZW		 3234/* Gen6's DP voltage swing and pre-emphasis control */
3235static uint32_t
3236intel_gen6_edp_signal_levels(uint8_t train_set)
3237{
3c5a62b5
YL		 3238 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
3239 DP_TRAIN_PRE_EMPHASIS_MASK);
3240 switch (signal_levels) {
bd60018a
SJ		 3241 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0:
3242 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0:
3c5a62b5 3243 return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B;
bd60018a 3244 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1:
3c5a62b5 3245 return EDP_LINK_TRAIN_400MV_3_5DB_SNB_B;
bd60018a
SJ		 3246 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2:
3247 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_2:
3c5a62b5 3248 return EDP_LINK_TRAIN_400_600MV_6DB_SNB_B;
bd60018a
SJ		 3249 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1:
3250 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1:
3c5a62b5 3251 return EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B;
bd60018a
SJ		 3252 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0:
3253 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3 | DP_TRAIN_PRE_EMPH_LEVEL_0:
3c5a62b5 3254 return EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B;
e3421a18 3255 default:
3c5a62b5
YL		 3256 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
3257 "0x%x\n", signal_levels);
3258 return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B;
e3421a18
ZW		 3259 }
3260}
3261
1a2eb460
KP		 3262/* Gen7's DP voltage swing and pre-emphasis control */
3263static uint32_t
3264intel_gen7_edp_signal_levels(uint8_t train_set)
3265{
3266 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
3267 DP_TRAIN_PRE_EMPHASIS_MASK);
3268 switch (signal_levels) {
bd60018a 3269 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0:
1a2eb460 3270 return EDP_LINK_TRAIN_400MV_0DB_IVB;
bd60018a 3271 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1:
1a2eb460 3272 return EDP_LINK_TRAIN_400MV_3_5DB_IVB;
bd60018a 3273 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2:
1a2eb460
KP		 3274 return EDP_LINK_TRAIN_400MV_6DB_IVB;
3275
bd60018a 3276 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0:
1a2eb460 3277 return EDP_LINK_TRAIN_600MV_0DB_IVB;
bd60018a 3278 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1:
1a2eb460
KP		 3279 return EDP_LINK_TRAIN_600MV_3_5DB_IVB;
3280
bd60018a 3281 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0:
1a2eb460 3282 return EDP_LINK_TRAIN_800MV_0DB_IVB;
bd60018a 3283 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1:
1a2eb460
KP		 3284 return EDP_LINK_TRAIN_800MV_3_5DB_IVB;
3285
3286 default:
3287 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
3288 "0x%x\n", signal_levels);
3289 return EDP_LINK_TRAIN_500MV_0DB_IVB;
3290 }
3291}
3292
d6c0d722
PZ		 3293/* Gen7.5's (HSW) DP voltage swing and pre-emphasis control */
3294static uint32_t
f0a3424e 3295intel_hsw_signal_levels(uint8_t train_set)
a4fc5ed6 3296{
d6c0d722
PZ		 3297 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
3298 DP_TRAIN_PRE_EMPHASIS_MASK);
3299 switch (signal_levels) {
bd60018a 3300 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0:
c5fe6a06 3301 return DDI_BUF_TRANS_SELECT(0);
bd60018a 3302 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1:
c5fe6a06 3303 return DDI_BUF_TRANS_SELECT(1);
bd60018a 3304 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2:
c5fe6a06 3305 return DDI_BUF_TRANS_SELECT(2);
bd60018a 3306 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_3:
c5fe6a06 3307 return DDI_BUF_TRANS_SELECT(3);
a4fc5ed6 3308
bd60018a 3309 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0:
c5fe6a06 3310 return DDI_BUF_TRANS_SELECT(4);
bd60018a 3311 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1:
c5fe6a06 3312 return DDI_BUF_TRANS_SELECT(5);
bd60018a 3313 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_2:
c5fe6a06 3314 return DDI_BUF_TRANS_SELECT(6);
a4fc5ed6 3315
bd60018a 3316 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0:
c5fe6a06 3317 return DDI_BUF_TRANS_SELECT(7);
bd60018a 3318 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1:
c5fe6a06 3319 return DDI_BUF_TRANS_SELECT(8);
d6c0d722
PZ		 3320 default:
3321 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
3322 "0x%x\n", signal_levels);
c5fe6a06 3323 return DDI_BUF_TRANS_SELECT(0);
a4fc5ed6 3324 }
a4fc5ed6
KP		 3325}
3326
f0a3424e
PZ		 3327/* Properly updates "DP" with the correct signal levels. */
3328static void
3329intel_dp_set_signal_levels(struct intel_dp *intel_dp, uint32_t *DP)
3330{
3331 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
bc7d38a4 3332 enum port port = intel_dig_port->port;
f0a3424e
PZ		 3333 struct drm_device *dev = intel_dig_port->base.base.dev;
3334 uint32_t signal_levels, mask;
3335 uint8_t train_set = intel_dp->train_set[0];
3336
9576c27f 3337 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
f0a3424e
PZ		 3338 signal_levels = intel_hsw_signal_levels(train_set);
3339 mask = DDI_BUF_EMP_MASK;
e4a1d846
CML		 3340 } else if (IS_CHERRYVIEW(dev)) {
3341 signal_levels = intel_chv_signal_levels(intel_dp);
3342 mask = 0;
e2fa6fba
P		 3343 } else if (IS_VALLEYVIEW(dev)) {
3344 signal_levels = intel_vlv_signal_levels(intel_dp);
3345 mask = 0;
bc7d38a4 3346 } else if (IS_GEN7(dev) && port == PORT_A) {
f0a3424e
PZ		 3347 signal_levels = intel_gen7_edp_signal_levels(train_set);
3348 mask = EDP_LINK_TRAIN_VOL_EMP_MASK_IVB;
bc7d38a4 3349 } else if (IS_GEN6(dev) && port == PORT_A) {
f0a3424e
PZ		 3350 signal_levels = intel_gen6_edp_signal_levels(train_set);
3351 mask = EDP_LINK_TRAIN_VOL_EMP_MASK_SNB;
3352 } else {
3353 signal_levels = intel_gen4_signal_levels(train_set);
3354 mask = DP_VOLTAGE_MASK | DP_PRE_EMPHASIS_MASK;
3355 }
3356
3357 DRM_DEBUG_KMS("Using signal levels %08x\n", signal_levels);
3358
3359 *DP = (*DP & ~mask) | signal_levels;
3360}
3361
a4fc5ed6 3362static bool
ea5b213a 3363intel_dp_set_link_train(struct intel_dp *intel_dp,
70aff66c 3364 uint32_t *DP,
58e10eb9 3365 uint8_t dp_train_pat)
a4fc5ed6 3366{
174edf1f
PZ		 3367 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3368 struct drm_device *dev = intel_dig_port->base.base.dev;
a4fc5ed6 3369 struct drm_i915_private *dev_priv = dev->dev_private;
2cdfe6c8
JN		 3370 uint8_t buf[sizeof(intel_dp->train_set) + 1];
3371 int ret, len;
a4fc5ed6 3372
7b13b58a 3373 _intel_dp_set_link_train(intel_dp, DP, dp_train_pat);
47ea7542 3374
70aff66c 3375 I915_WRITE(intel_dp->output_reg, *DP);
ea5b213a 3376 POSTING_READ(intel_dp->output_reg);
a4fc5ed6 3377
2cdfe6c8
JN		 3378 buf[0] = dp_train_pat;
3379 if ((dp_train_pat & DP_TRAINING_PATTERN_MASK) ==
47ea7542 3380 DP_TRAINING_PATTERN_DISABLE) {
2cdfe6c8
JN		 3381 /* don't write DP_TRAINING_LANEx_SET on disable */
3382 len = 1;
3383 } else {
3384 /* DP_TRAINING_LANEx_SET follow DP_TRAINING_PATTERN_SET */
3385 memcpy(buf + 1, intel_dp->train_set, intel_dp->lane_count);
3386 len = intel_dp->lane_count + 1;
47ea7542 3387 }
a4fc5ed6 3388
9d1a1031
JN		 3389 ret = drm_dp_dpcd_write(&intel_dp->aux, DP_TRAINING_PATTERN_SET,
3390 buf, len);
2cdfe6c8
JN		 3391
3392 return ret == len;
a4fc5ed6
KP		 3393}
3394
70aff66c
JN		 3395static bool
3396intel_dp_reset_link_train(struct intel_dp *intel_dp, uint32_t *DP,
3397 uint8_t dp_train_pat)
3398{
953d22e8 3399 memset(intel_dp->train_set, 0, sizeof(intel_dp->train_set));
70aff66c
JN		 3400 intel_dp_set_signal_levels(intel_dp, DP);
3401 return intel_dp_set_link_train(intel_dp, DP, dp_train_pat);
3402}
3403
3404static bool
3405intel_dp_update_link_train(struct intel_dp *intel_dp, uint32_t *DP,
0301b3ac 3406 const uint8_t link_status[DP_LINK_STATUS_SIZE])
70aff66c
JN		 3407{
3408 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3409 struct drm_device *dev = intel_dig_port->base.base.dev;
3410 struct drm_i915_private *dev_priv = dev->dev_private;
3411 int ret;
3412
3413 intel_get_adjust_train(intel_dp, link_status);
3414 intel_dp_set_signal_levels(intel_dp, DP);
3415
3416 I915_WRITE(intel_dp->output_reg, *DP);
3417 POSTING_READ(intel_dp->output_reg);
3418
9d1a1031
JN		 3419 ret = drm_dp_dpcd_write(&intel_dp->aux, DP_TRAINING_LANE0_SET,
3420 intel_dp->train_set, intel_dp->lane_count);
70aff66c
JN		 3421
3422 return ret == intel_dp->lane_count;
3423}
3424
3ab9c637
ID		 3425static void intel_dp_set_idle_link_train(struct intel_dp *intel_dp)
3426{
3427 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3428 struct drm_device *dev = intel_dig_port->base.base.dev;
3429 struct drm_i915_private *dev_priv = dev->dev_private;
3430 enum port port = intel_dig_port->port;
3431 uint32_t val;
3432
3433 if (!HAS_DDI(dev))
3434 return;
3435
3436 val = I915_READ(DP_TP_CTL(port));
3437 val &= ~DP_TP_CTL_LINK_TRAIN_MASK;
3438 val |= DP_TP_CTL_LINK_TRAIN_IDLE;
3439 I915_WRITE(DP_TP_CTL(port), val);
3440
3441 /*
3442 * On PORT_A we can have only eDP in SST mode. There the only reason
3443 * we need to set idle transmission mode is to work around a HW issue
3444 * where we enable the pipe while not in idle link-training mode.
3445 * In this case there is requirement to wait for a minimum number of
3446 * idle patterns to be sent.
3447 */
3448 if (port == PORT_A)
3449 return;
3450
3451 if (wait_for((I915_READ(DP_TP_STATUS(port)) & DP_TP_STATUS_IDLE_DONE),
3452 1))
3453 DRM_ERROR("Timed out waiting for DP idle patterns\n");
3454}
3455
33a34e4e 3456/* Enable corresponding port and start training pattern 1 */
c19b0669 3457void
33a34e4e 3458intel_dp_start_link_train(struct intel_dp *intel_dp)
a4fc5ed6 3459{
da63a9f2 3460 struct drm_encoder *encoder = &dp_to_dig_port(intel_dp)->base.base;
c19b0669 3461 struct drm_device *dev = encoder->dev;
a4fc5ed6
KP		 3462 int i;
3463 uint8_t voltage;
cdb0e95b 3464 int voltage_tries, loop_tries;
ea5b213a 3465 uint32_t DP = intel_dp->DP;
6aba5b6c 3466 uint8_t link_config[2];
a4fc5ed6 3467
affa9354 3468 if (HAS_DDI(dev))
c19b0669
PZ		 3469 intel_ddi_prepare_link_retrain(encoder);
3470
3cf2efb1 3471 /* Write the link configuration data */
6aba5b6c
JN		 3472 link_config[0] = intel_dp->link_bw;
3473 link_config[1] = intel_dp->lane_count;
3474 if (drm_dp_enhanced_frame_cap(intel_dp->dpcd))
3475 link_config[1] |= DP_LANE_COUNT_ENHANCED_FRAME_EN;
9d1a1031 3476 drm_dp_dpcd_write(&intel_dp->aux, DP_LINK_BW_SET, link_config, 2);
6aba5b6c
JN		 3477
3478 link_config[0] = 0;
3479 link_config[1] = DP_SET_ANSI_8B10B;
9d1a1031 3480 drm_dp_dpcd_write(&intel_dp->aux, DP_DOWNSPREAD_CTRL, link_config, 2);
a4fc5ed6
KP		 3481
3482 DP |= DP_PORT_EN;
1a2eb460 3483
70aff66c
JN		 3484 /* clock recovery */
3485 if (!intel_dp_reset_link_train(intel_dp, &DP,
3486 DP_TRAINING_PATTERN_1 |
3487 DP_LINK_SCRAMBLING_DISABLE)) {
3488 DRM_ERROR("failed to enable link training\n");
3489 return;
3490 }
3491
a4fc5ed6 3492 voltage = 0xff;
cdb0e95b
KP		 3493 voltage_tries = 0;
3494 loop_tries = 0;
a4fc5ed6 3495 for (;;) {
70aff66c 3496 uint8_t link_status[DP_LINK_STATUS_SIZE];
a4fc5ed6 3497
a7c9655f 3498 drm_dp_link_train_clock_recovery_delay(intel_dp->dpcd);
93f62dad
KP		 3499 if (!intel_dp_get_link_status(intel_dp, link_status)) {
3500 DRM_ERROR("failed to get link status\n");
a4fc5ed6 3501 break;
93f62dad 3502 }
a4fc5ed6 3503
01916270 3504 if (drm_dp_clock_recovery_ok(link_status, intel_dp->lane_count)) {
93f62dad 3505 DRM_DEBUG_KMS("clock recovery OK\n");
3cf2efb1
CW		 3506 break;
3507 }
3508
3509 /* Check to see if we've tried the max voltage */
3510 for (i = 0; i < intel_dp->lane_count; i++)
3511 if ((intel_dp->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0)
a4fc5ed6 3512 break;
3b4f819d 3513 if (i == intel_dp->lane_count) {
b06fbda3
DV		 3514 ++loop_tries;
3515 if (loop_tries == 5) {
3def84b3 3516 DRM_ERROR("too many full retries, give up\n");
cdb0e95b
KP		 3517 break;
3518 }
70aff66c
JN		 3519 intel_dp_reset_link_train(intel_dp, &DP,
3520 DP_TRAINING_PATTERN_1 |
3521 DP_LINK_SCRAMBLING_DISABLE);
cdb0e95b
KP		 3522 voltage_tries = 0;
3523 continue;
3524 }
a4fc5ed6 3525
3cf2efb1 3526 /* Check to see if we've tried the same voltage 5 times */
b06fbda3 3527 if ((intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK) == voltage) {
24773670 3528 ++voltage_tries;
b06fbda3 3529 if (voltage_tries == 5) {
3def84b3 3530 DRM_ERROR("too many voltage retries, give up\n");
b06fbda3
DV		 3531 break;
3532 }
3533 } else
3534 voltage_tries = 0;
3535 voltage = intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK;
a4fc5ed6 3536
70aff66c
JN		 3537 /* Update training set as requested by target */
3538 if (!intel_dp_update_link_train(intel_dp, &DP, link_status)) {
3539 DRM_ERROR("failed to update link training\n");
3540 break;
3541 }
a4fc5ed6
KP		 3542 }
3543
33a34e4e
JB		 3544 intel_dp->DP = DP;
3545}
3546
c19b0669 3547void
33a34e4e
JB		 3548intel_dp_complete_link_train(struct intel_dp *intel_dp)
3549{
33a34e4e 3550 bool channel_eq = false;
37f80975 3551 int tries, cr_tries;
33a34e4e 3552 uint32_t DP = intel_dp->DP;
06ea66b6
TP		 3553 uint32_t training_pattern = DP_TRAINING_PATTERN_2;
3554
3555 /* Training Pattern 3 for HBR2 ot 1.2 devices that support it*/
3556 if (intel_dp->link_bw == DP_LINK_BW_5_4 || intel_dp->use_tps3)
3557 training_pattern = DP_TRAINING_PATTERN_3;
33a34e4e 3558
a4fc5ed6 3559 /* channel equalization */
70aff66c 3560 if (!intel_dp_set_link_train(intel_dp, &DP,
06ea66b6 3561 training_pattern |
70aff66c
JN		 3562 DP_LINK_SCRAMBLING_DISABLE)) {
3563 DRM_ERROR("failed to start channel equalization\n");
3564 return;
3565 }
3566
a4fc5ed6 3567 tries = 0;
37f80975 3568 cr_tries = 0;
a4fc5ed6
KP		 3569 channel_eq = false;
3570 for (;;) {
70aff66c 3571 uint8_t link_status[DP_LINK_STATUS_SIZE];
e3421a18 3572
37f80975
JB		 3573 if (cr_tries > 5) {
3574 DRM_ERROR("failed to train DP, aborting\n");
37f80975
JB		 3575 break;
3576 }
3577
a7c9655f 3578 drm_dp_link_train_channel_eq_delay(intel_dp->dpcd);
70aff66c
JN		 3579 if (!intel_dp_get_link_status(intel_dp, link_status)) {
3580 DRM_ERROR("failed to get link status\n");
a4fc5ed6 3581 break;
70aff66c 3582 }
a4fc5ed6 3583
37f80975 3584 /* Make sure clock is still ok */
01916270 3585 if (!drm_dp_clock_recovery_ok(link_status, intel_dp->lane_count)) {
37f80975 3586 intel_dp_start_link_train(intel_dp);
70aff66c 3587 intel_dp_set_link_train(intel_dp, &DP,
06ea66b6 3588 training_pattern |
70aff66c 3589 DP_LINK_SCRAMBLING_DISABLE);
37f80975
JB		 3590 cr_tries++;
3591 continue;
3592 }
3593
1ffdff13 3594 if (drm_dp_channel_eq_ok(link_status, intel_dp->lane_count)) {
3cf2efb1
CW		 3595 channel_eq = true;
3596 break;
3597 }
a4fc5ed6 3598
37f80975
JB		 3599 /* Try 5 times, then try clock recovery if that fails */
3600 if (tries > 5) {
3601 intel_dp_link_down(intel_dp);
3602 intel_dp_start_link_train(intel_dp);
70aff66c 3603 intel_dp_set_link_train(intel_dp, &DP,
06ea66b6 3604 training_pattern |
70aff66c 3605 DP_LINK_SCRAMBLING_DISABLE);
37f80975
JB		 3606 tries = 0;
3607 cr_tries++;
3608 continue;
3609 }
a4fc5ed6 3610
70aff66c
JN		 3611 /* Update training set as requested by target */
3612 if (!intel_dp_update_link_train(intel_dp, &DP, link_status)) {
3613 DRM_ERROR("failed to update link training\n");
3614 break;
3615 }
3cf2efb1 3616 ++tries;
869184a6 3617 }
3cf2efb1 3618
3ab9c637
ID		 3619 intel_dp_set_idle_link_train(intel_dp);
3620
3621 intel_dp->DP = DP;
3622
d6c0d722 3623 if (channel_eq)
07f42258 3624 DRM_DEBUG_KMS("Channel EQ done. DP Training successful\n");
d6c0d722 3625
3ab9c637
ID		 3626}
3627
3628void intel_dp_stop_link_train(struct intel_dp *intel_dp)
3629{
70aff66c 3630 intel_dp_set_link_train(intel_dp, &intel_dp->DP,
3ab9c637 3631 DP_TRAINING_PATTERN_DISABLE);
a4fc5ed6
KP		 3632}
3633
3634static void
ea5b213a 3635intel_dp_link_down(struct intel_dp *intel_dp)
a4fc5ed6 3636{
da63a9f2 3637 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
bc7d38a4 3638 enum port port = intel_dig_port->port;
da63a9f2 3639 struct drm_device *dev = intel_dig_port->base.base.dev;
a4fc5ed6 3640 struct drm_i915_private *dev_priv = dev->dev_private;
ab527efc
DV		 3641 struct intel_crtc *intel_crtc =
3642 to_intel_crtc(intel_dig_port->base.base.crtc);
ea5b213a 3643 uint32_t DP = intel_dp->DP;
a4fc5ed6 3644
bc76e320 3645 if (WARN_ON(HAS_DDI(dev)))
c19b0669
PZ		 3646 return;
3647
0c33d8d7 3648 if (WARN_ON((I915_READ(intel_dp->output_reg) & DP_PORT_EN) == 0))
1b39d6f3
CW		 3649 return;
3650
28c97730 3651 DRM_DEBUG_KMS("\n");
32f9d658 3652
bc7d38a4 3653 if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || port != PORT_A)) {
e3421a18 3654 DP &= ~DP_LINK_TRAIN_MASK_CPT;
ea5b213a 3655 I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE_CPT);
e3421a18 3656 } else {
aad3d14d
VS		 3657 if (IS_CHERRYVIEW(dev))
3658 DP &= ~DP_LINK_TRAIN_MASK_CHV;
3659 else
3660 DP &= ~DP_LINK_TRAIN_MASK;
ea5b213a 3661 I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE);
e3421a18 3662 }
fe255d00 3663 POSTING_READ(intel_dp->output_reg);
5eb08b69 3664
493a7081 3665 if (HAS_PCH_IBX(dev) &&
1b39d6f3 3666 I915_READ(intel_dp->output_reg) & DP_PIPEB_SELECT) {
da63a9f2 3667 struct drm_crtc *crtc = intel_dig_port->base.base.crtc;
31acbcc4 3668
5bddd17f
EA		 3669 /* Hardware workaround: leaving our transcoder select
3670 * set to transcoder B while it's off will prevent the
3671 * corresponding HDMI output on transcoder A.
3672 *
3673 * Combine this with another hardware workaround:
3674 * transcoder select bit can only be cleared while the
3675 * port is enabled.
3676 */
3677 DP &= ~DP_PIPEB_SELECT;
3678 I915_WRITE(intel_dp->output_reg, DP);
3679
3680 /* Changes to enable or select take place the vblank
3681 * after being written.
3682 */
ff50afe9
DV		 3683 if (WARN_ON(crtc == NULL)) {
3684 /* We should never try to disable a port without a crtc
3685 * attached. For paranoia keep the code around for a
3686 * bit. */
31acbcc4
CW		 3687 POSTING_READ(intel_dp->output_reg);
3688 msleep(50);
3689 } else
ab527efc 3690 intel_wait_for_vblank(dev, intel_crtc->pipe);
5bddd17f
EA		 3691 }
3692
832afda6 3693 DP &= ~DP_AUDIO_OUTPUT_ENABLE;
ea5b213a
CW		 3694 I915_WRITE(intel_dp->output_reg, DP & ~DP_PORT_EN);
3695 POSTING_READ(intel_dp->output_reg);
f01eca2e 3696 msleep(intel_dp->panel_power_down_delay);
a4fc5ed6
KP		 3697}
3698
26d61aad
KP		 3699static bool
3700intel_dp_get_dpcd(struct intel_dp *intel_dp)
92fd8fd1 3701{
a031d709
RV		 3702 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
3703 struct drm_device *dev = dig_port->base.base.dev;
3704 struct drm_i915_private *dev_priv = dev->dev_private;
3705
9d1a1031
JN		 3706 if (intel_dp_dpcd_read_wake(&intel_dp->aux, 0x000, intel_dp->dpcd,
3707 sizeof(intel_dp->dpcd)) < 0)
edb39244 3708 return false; /* aux transfer failed */
92fd8fd1 3709
a8e98153 3710 DRM_DEBUG_KMS("DPCD: %*ph\n", (int) sizeof(intel_dp->dpcd), intel_dp->dpcd);
577c7a50 3711
edb39244
AJ		 3712 if (intel_dp->dpcd[DP_DPCD_REV] == 0)
3713 return false; /* DPCD not present */
3714
2293bb5c
SK		 3715 /* Check if the panel supports PSR */
3716 memset(intel_dp->psr_dpcd, 0, sizeof(intel_dp->psr_dpcd));
50003939 3717 if (is_edp(intel_dp)) {
9d1a1031
JN		 3718 intel_dp_dpcd_read_wake(&intel_dp->aux, DP_PSR_SUPPORT,
3719 intel_dp->psr_dpcd,
3720 sizeof(intel_dp->psr_dpcd));
a031d709
RV		 3721 if (intel_dp->psr_dpcd[0] & DP_PSR_IS_SUPPORTED) {
3722 dev_priv->psr.sink_support = true;
50003939 3723 DRM_DEBUG_KMS("Detected EDP PSR Panel.\n");
a031d709 3724 }
50003939
JN		 3725 }
3726
06ea66b6
TP		 3727 /* Training Pattern 3 support */
3728 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x12 &&
3729 intel_dp->dpcd[DP_MAX_LANE_COUNT] & DP_TPS3_SUPPORTED) {
3730 intel_dp->use_tps3 = true;
f8d8a672 3731 DRM_DEBUG_KMS("Displayport TPS3 supported\n");
06ea66b6
TP		 3732 } else
3733 intel_dp->use_tps3 = false;
3734
edb39244
AJ		 3735 if (!(intel_dp->dpcd[DP_DOWNSTREAMPORT_PRESENT] &
3736 DP_DWN_STRM_PORT_PRESENT))
3737 return true; /* native DP sink */
3738
3739 if (intel_dp->dpcd[DP_DPCD_REV] == 0x10)
3740 return true; /* no per-port downstream info */
3741
9d1a1031
JN		 3742 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_DOWNSTREAM_PORT_0,
3743 intel_dp->downstream_ports,
3744 DP_MAX_DOWNSTREAM_PORTS) < 0)
edb39244
AJ		 3745 return false; /* downstream port status fetch failed */
3746
3747 return true;
92fd8fd1
KP		 3748}
3749
0d198328
AJ		 3750static void
3751intel_dp_probe_oui(struct intel_dp *intel_dp)
3752{
3753 u8 buf[3];
3754
3755 if (!(intel_dp->dpcd[DP_DOWN_STREAM_PORT_COUNT] & DP_OUI_SUPPORT))
3756 return;
3757
24f3e092 3758 intel_edp_panel_vdd_on(intel_dp);
351cfc34 3759
9d1a1031 3760 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_SINK_OUI, buf, 3) == 3)
0d198328
AJ		 3761 DRM_DEBUG_KMS("Sink OUI: %02hx%02hx%02hx\n",
3762 buf[0], buf[1], buf[2]);
3763
9d1a1031 3764 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_BRANCH_OUI, buf, 3) == 3)
0d198328
AJ		 3765 DRM_DEBUG_KMS("Branch OUI: %02hx%02hx%02hx\n",
3766 buf[0], buf[1], buf[2]);
351cfc34 3767
1e0560e0 3768 intel_edp_panel_vdd_off(intel_dp, false);
0d198328
AJ		 3769}
3770
0e32b39c
DA		 3771static bool
3772intel_dp_probe_mst(struct intel_dp *intel_dp)
3773{
3774 u8 buf[1];
3775
3776 if (!intel_dp->can_mst)
3777 return false;
3778
3779 if (intel_dp->dpcd[DP_DPCD_REV] < 0x12)
3780 return false;
3781
d337a341 3782 intel_edp_panel_vdd_on(intel_dp);
0e32b39c
DA		 3783 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_MSTM_CAP, buf, 1)) {
3784 if (buf[0] & DP_MST_CAP) {
3785 DRM_DEBUG_KMS("Sink is MST capable\n");
3786 intel_dp->is_mst = true;
3787 } else {
3788 DRM_DEBUG_KMS("Sink is not MST capable\n");
3789 intel_dp->is_mst = false;
3790 }
3791 }
1e0560e0 3792 intel_edp_panel_vdd_off(intel_dp, false);
0e32b39c
DA		 3793
3794 drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, intel_dp->is_mst);
3795 return intel_dp->is_mst;
3796}
3797
d2e216d0
RV		 3798int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc)
3799{
3800 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3801 struct drm_device *dev = intel_dig_port->base.base.dev;
3802 struct intel_crtc *intel_crtc =
3803 to_intel_crtc(intel_dig_port->base.base.crtc);
3804 u8 buf[1];
3805
9d1a1031 3806 if (drm_dp_dpcd_readb(&intel_dp->aux, DP_TEST_SINK_MISC, buf) < 0)
bda0381e 3807 return -EIO;
d2e216d0
RV		 3808
3809 if (!(buf[0] & DP_TEST_CRC_SUPPORTED))
3810 return -ENOTTY;
3811
9d1a1031
JN		 3812 if (drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_SINK,
3813 DP_TEST_SINK_START) < 0)
bda0381e 3814 return -EIO;
d2e216d0
RV		 3815
3816 /* Wait 2 vblanks to be sure we will have the correct CRC value */
3817 intel_wait_for_vblank(dev, intel_crtc->pipe);
3818 intel_wait_for_vblank(dev, intel_crtc->pipe);
3819
9d1a1031 3820 if (drm_dp_dpcd_read(&intel_dp->aux, DP_TEST_CRC_R_CR, crc, 6) < 0)
bda0381e 3821 return -EIO;
d2e216d0 3822
9d1a1031 3823 drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_SINK, 0);
d2e216d0
RV		 3824 return 0;
3825}
3826
a60f0e38
JB		 3827static bool
3828intel_dp_get_sink_irq(struct intel_dp *intel_dp, u8 *sink_irq_vector)
3829{
9d1a1031
JN		 3830 return intel_dp_dpcd_read_wake(&intel_dp->aux,
3831 DP_DEVICE_SERVICE_IRQ_VECTOR,
3832 sink_irq_vector, 1) == 1;
a60f0e38
JB		 3833}
3834
0e32b39c
DA		 3835static bool
3836intel_dp_get_sink_irq_esi(struct intel_dp *intel_dp, u8 *sink_irq_vector)
3837{
3838 int ret;
3839
3840 ret = intel_dp_dpcd_read_wake(&intel_dp->aux,
3841 DP_SINK_COUNT_ESI,
3842 sink_irq_vector, 14);
3843 if (ret != 14)
3844 return false;
3845
3846 return true;
3847}
3848
a60f0e38
JB		 3849static void
3850intel_dp_handle_test_request(struct intel_dp *intel_dp)
3851{
3852 /* NAK by default */
9d1a1031 3853 drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_RESPONSE, DP_TEST_NAK);
a60f0e38
JB		 3854}
3855
0e32b39c
DA		 3856static int
3857intel_dp_check_mst_status(struct intel_dp *intel_dp)
3858{
3859 bool bret;
3860
3861 if (intel_dp->is_mst) {
3862 u8 esi[16] = { 0 };
3863 int ret = 0;
3864 int retry;
3865 bool handled;
3866 bret = intel_dp_get_sink_irq_esi(intel_dp, esi);
3867go_again:
3868 if (bret == true) {
3869
3870 /* check link status - esi[10] = 0x200c */
3871 if (intel_dp->active_mst_links && !drm_dp_channel_eq_ok(&esi[10], intel_dp->lane_count)) {
3872 DRM_DEBUG_KMS("channel EQ not ok, retraining\n");
3873 intel_dp_start_link_train(intel_dp);
3874 intel_dp_complete_link_train(intel_dp);
3875 intel_dp_stop_link_train(intel_dp);
3876 }
3877
3878 DRM_DEBUG_KMS("got esi %02x %02x %02x\n", esi[0], esi[1], esi[2]);
3879 ret = drm_dp_mst_hpd_irq(&intel_dp->mst_mgr, esi, &handled);
3880
3881 if (handled) {
3882 for (retry = 0; retry < 3; retry++) {
3883 int wret;
3884 wret = drm_dp_dpcd_write(&intel_dp->aux,
3885 DP_SINK_COUNT_ESI+1,
3886 &esi[1], 3);
3887 if (wret == 3) {
3888 break;
3889 }
3890 }
3891
3892 bret = intel_dp_get_sink_irq_esi(intel_dp, esi);
3893 if (bret == true) {
3894 DRM_DEBUG_KMS("got esi2 %02x %02x %02x\n", esi[0], esi[1], esi[2]);
3895 goto go_again;
3896 }
3897 } else
3898 ret = 0;
3899
3900 return ret;
3901 } else {
3902 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3903 DRM_DEBUG_KMS("failed to get ESI - device may have failed\n");
3904 intel_dp->is_mst = false;
3905 drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, intel_dp->is_mst);
3906 /* send a hotplug event */
3907 drm_kms_helper_hotplug_event(intel_dig_port->base.base.dev);
3908 }
3909 }
3910 return -EINVAL;
3911}
3912
a4fc5ed6
KP		 3913/*
3914 * According to DP spec
3915 * 5.1.2:
3916 * 1. Read DPCD
3917 * 2. Configure link according to Receiver Capabilities
3918 * 3. Use Link Training from 2.5.3.3 and 3.5.1.3
3919 * 4. Check link status on receipt of hot-plug interrupt
3920 */
00c09d70 3921void
ea5b213a 3922intel_dp_check_link_status(struct intel_dp *intel_dp)
a4fc5ed6 3923{
5b215bcf 3924 struct drm_device *dev = intel_dp_to_dev(intel_dp);
da63a9f2 3925 struct intel_encoder *intel_encoder = &dp_to_dig_port(intel_dp)->base;
a60f0e38 3926 u8 sink_irq_vector;
93f62dad 3927 u8 link_status[DP_LINK_STATUS_SIZE];
a60f0e38 3928
5b215bcf
DA		 3929 WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex));
3930
da63a9f2 3931 if (!intel_encoder->connectors_active)
d2b996ac 3932 return;
59cd09e1 3933
da63a9f2 3934 if (WARN_ON(!intel_encoder->base.crtc))
a4fc5ed6
KP		 3935 return;
3936
1a125d8a
ID		 3937 if (!to_intel_crtc(intel_encoder->base.crtc)->active)
3938 return;
3939
92fd8fd1 3940 /* Try to read receiver status if the link appears to be up */
93f62dad 3941 if (!intel_dp_get_link_status(intel_dp, link_status)) {
a4fc5ed6
KP		 3942 return;
3943 }
3944
92fd8fd1 3945 /* Now read the DPCD to see if it's actually running */
26d61aad 3946 if (!intel_dp_get_dpcd(intel_dp)) {
59cd09e1
JB		 3947 return;
3948 }
3949
a60f0e38
JB		 3950 /* Try to read the source of the interrupt */
3951 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 &&
3952 intel_dp_get_sink_irq(intel_dp, &sink_irq_vector)) {
3953 /* Clear interrupt source */
9d1a1031
JN		 3954 drm_dp_dpcd_writeb(&intel_dp->aux,
3955 DP_DEVICE_SERVICE_IRQ_VECTOR,
3956 sink_irq_vector);
a60f0e38
JB		 3957
3958 if (sink_irq_vector & DP_AUTOMATED_TEST_REQUEST)
3959 intel_dp_handle_test_request(intel_dp);
3960 if (sink_irq_vector & (DP_CP_IRQ | DP_SINK_SPECIFIC_IRQ))
3961 DRM_DEBUG_DRIVER("CP or sink specific irq unhandled\n");
3962 }
3963
1ffdff13 3964 if (!drm_dp_channel_eq_ok(link_status, intel_dp->lane_count)) {
92fd8fd1 3965 DRM_DEBUG_KMS("%s: channel EQ not ok, retraining\n",
8e329a03 3966 intel_encoder->base.name);
33a34e4e
JB		 3967 intel_dp_start_link_train(intel_dp);
3968 intel_dp_complete_link_train(intel_dp);
3ab9c637 3969 intel_dp_stop_link_train(intel_dp);
33a34e4e 3970 }
a4fc5ed6 3971}
a4fc5ed6 3972
caf9ab24 3973/* XXX this is probably wrong for multiple downstream ports */
71ba9000 3974static enum drm_connector_status
26d61aad 3975intel_dp_detect_dpcd(struct intel_dp *intel_dp)
71ba9000 3976{
caf9ab24 3977 uint8_t *dpcd = intel_dp->dpcd;
caf9ab24
AJ		 3978 uint8_t type;
3979
3980 if (!intel_dp_get_dpcd(intel_dp))
3981 return connector_status_disconnected;
3982
3983 /* if there's no downstream port, we're done */
3984 if (!(dpcd[DP_DOWNSTREAMPORT_PRESENT] & DP_DWN_STRM_PORT_PRESENT))
26d61aad 3985 return connector_status_connected;
caf9ab24
AJ		 3986
3987 /* If we're HPD-aware, SINK_COUNT changes dynamically */
c9ff160b
JN		 3988 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 &&
3989 intel_dp->downstream_ports[0] & DP_DS_PORT_HPD) {
23235177 3990 uint8_t reg;
9d1a1031
JN		 3991
3992 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_SINK_COUNT,
3993 &reg, 1) < 0)
caf9ab24 3994 return connector_status_unknown;
9d1a1031 3995
23235177
AJ		 3996 return DP_GET_SINK_COUNT(reg) ? connector_status_connected
3997 : connector_status_disconnected;
caf9ab24
AJ		 3998 }
3999
4000 /* If no HPD, poke DDC gently */
0b99836f 4001 if (drm_probe_ddc(&intel_dp->aux.ddc))
26d61aad 4002 return connector_status_connected;
caf9ab24
AJ		 4003
4004 /* Well we tried, say unknown for unreliable port types */
c9ff160b
JN		 4005 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11) {
4006 type = intel_dp->downstream_ports[0] & DP_DS_PORT_TYPE_MASK;
4007 if (type == DP_DS_PORT_TYPE_VGA ||
4008 type == DP_DS_PORT_TYPE_NON_EDID)
4009 return connector_status_unknown;
4010 } else {
4011 type = intel_dp->dpcd[DP_DOWNSTREAMPORT_PRESENT] &
4012 DP_DWN_STRM_PORT_TYPE_MASK;
4013 if (type == DP_DWN_STRM_PORT_TYPE_ANALOG ||
4014 type == DP_DWN_STRM_PORT_TYPE_OTHER)
4015 return connector_status_unknown;
4016 }
caf9ab24
AJ		 4017
4018 /* Anything else is out of spec, warn and ignore */
4019 DRM_DEBUG_KMS("Broken DP branch device, ignoring\n");
26d61aad 4020 return connector_status_disconnected;
71ba9000
AJ		 4021}
4022
d410b56d
CW		 4023static enum drm_connector_status
4024edp_detect(struct intel_dp *intel_dp)
4025{
4026 struct drm_device *dev = intel_dp_to_dev(intel_dp);
4027 enum drm_connector_status status;
4028
4029 status = intel_panel_detect(dev);
4030 if (status == connector_status_unknown)
4031 status = connector_status_connected;
4032
4033 return status;
4034}
4035
5eb08b69 4036static enum drm_connector_status
a9756bb5 4037ironlake_dp_detect(struct intel_dp *intel_dp)
5eb08b69 4038{
30add22d 4039 struct drm_device *dev = intel_dp_to_dev(intel_dp);
1b469639
DL		 4040 struct drm_i915_private *dev_priv = dev->dev_private;
4041 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
01cb9ea6 4042
1b469639
DL		 4043 if (!ibx_digital_port_connected(dev_priv, intel_dig_port))
4044 return connector_status_disconnected;
4045
26d61aad 4046 return intel_dp_detect_dpcd(intel_dp);
5eb08b69
ZW		 4047}
4048
2a592bec
DA		 4049static int g4x_digital_port_connected(struct drm_device *dev,
4050 struct intel_digital_port *intel_dig_port)
a4fc5ed6 4051{
a4fc5ed6 4052 struct drm_i915_private *dev_priv = dev->dev_private;
10f76a38 4053 uint32_t bit;
5eb08b69 4054
232a6ee9
TP		 4055 if (IS_VALLEYVIEW(dev)) {
4056 switch (intel_dig_port->port) {
4057 case PORT_B:
4058 bit = PORTB_HOTPLUG_LIVE_STATUS_VLV;
4059 break;
4060 case PORT_C:
4061 bit = PORTC_HOTPLUG_LIVE_STATUS_VLV;
4062 break;
4063 case PORT_D:
4064 bit = PORTD_HOTPLUG_LIVE_STATUS_VLV;
4065 break;
4066 default:
2a592bec 4067 return -EINVAL;
232a6ee9
TP		 4068 }
4069 } else {
4070 switch (intel_dig_port->port) {
4071 case PORT_B:
4072 bit = PORTB_HOTPLUG_LIVE_STATUS_G4X;
4073 break;
4074 case PORT_C:
4075 bit = PORTC_HOTPLUG_LIVE_STATUS_G4X;
4076 break;
4077 case PORT_D:
4078 bit = PORTD_HOTPLUG_LIVE_STATUS_G4X;
4079 break;
4080 default:
2a592bec 4081 return -EINVAL;
232a6ee9 4082 }
a4fc5ed6
KP		 4083 }
4084
10f76a38 4085 if ((I915_READ(PORT_HOTPLUG_STAT) & bit) == 0)
2a592bec
DA		 4086 return 0;
4087 return 1;
4088}
4089
4090static enum drm_connector_status
4091g4x_dp_detect(struct intel_dp *intel_dp)
4092{
4093 struct drm_device *dev = intel_dp_to_dev(intel_dp);
4094 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
4095 int ret;
4096
4097 /* Can't disconnect eDP, but you can close the lid... */
4098 if (is_edp(intel_dp)) {
4099 enum drm_connector_status status;
4100
4101 status = intel_panel_detect(dev);
4102 if (status == connector_status_unknown)
4103 status = connector_status_connected;
4104 return status;
4105 }
4106
4107 ret = g4x_digital_port_connected(dev, intel_dig_port);
4108 if (ret == -EINVAL)
4109 return connector_status_unknown;
4110 else if (ret == 0)
a4fc5ed6
KP		 4111 return connector_status_disconnected;
4112
26d61aad 4113 return intel_dp_detect_dpcd(intel_dp);
a9756bb5
ZW		 4114}
4115
8c241fef 4116static struct edid *
beb60608 4117intel_dp_get_edid(struct intel_dp *intel_dp)
8c241fef 4118{
beb60608 4119 struct intel_connector *intel_connector = intel_dp->attached_connector;
d6f24d0f 4120
9cd300e0
JN		 4121 /* use cached edid if we have one */
4122 if (intel_connector->edid) {
9cd300e0
JN		 4123 /* invalid edid */
4124 if (IS_ERR(intel_connector->edid))
d6f24d0f
JB		 4125 return NULL;
4126
55e9edeb 4127 return drm_edid_duplicate(intel_connector->edid);
beb60608
CW		 4128 } else
4129 return drm_get_edid(&intel_connector->base,
4130 &intel_dp->aux.ddc);
4131}
8c241fef 4132
beb60608
CW		 4133static void
4134intel_dp_set_edid(struct intel_dp *intel_dp)
4135{
4136 struct intel_connector *intel_connector = intel_dp->attached_connector;
4137 struct edid *edid;
8c241fef 4138
beb60608
CW		 4139 edid = intel_dp_get_edid(intel_dp);
4140 intel_connector->detect_edid = edid;
4141
4142 if (intel_dp->force_audio != HDMI_AUDIO_AUTO)
4143 intel_dp->has_audio = intel_dp->force_audio == HDMI_AUDIO_ON;
4144 else
4145 intel_dp->has_audio = drm_detect_monitor_audio(edid);
8c241fef
KP		 4146}
4147
beb60608
CW		 4148static void
4149intel_dp_unset_edid(struct intel_dp *intel_dp)
8c241fef 4150{
beb60608 4151 struct intel_connector *intel_connector = intel_dp->attached_connector;
8c241fef 4152
beb60608
CW		 4153 kfree(intel_connector->detect_edid);
4154 intel_connector->detect_edid = NULL;
9cd300e0 4155
beb60608
CW		 4156 intel_dp->has_audio = false;
4157}
d6f24d0f 4158
beb60608
CW		 4159static enum intel_display_power_domain
4160intel_dp_power_get(struct intel_dp *dp)
4161{
4162 struct intel_encoder *encoder = &dp_to_dig_port(dp)->base;
4163 enum intel_display_power_domain power_domain;
4164
4165 power_domain = intel_display_port_power_domain(encoder);
4166 intel_display_power_get(to_i915(encoder->base.dev), power_domain);
4167
4168 return power_domain;
4169}
d6f24d0f 4170
beb60608
CW		 4171static void
4172intel_dp_power_put(struct intel_dp *dp,
4173 enum intel_display_power_domain power_domain)
4174{
4175 struct intel_encoder *encoder = &dp_to_dig_port(dp)->base;
4176 intel_display_power_put(to_i915(encoder->base.dev), power_domain);
8c241fef
KP		 4177}
4178
a9756bb5
ZW		 4179static enum drm_connector_status
4180intel_dp_detect(struct drm_connector *connector, bool force)
4181{
4182 struct intel_dp *intel_dp = intel_attached_dp(connector);
d63885da
PZ		 4183 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
4184 struct intel_encoder *intel_encoder = &intel_dig_port->base;
fa90ecef 4185 struct drm_device *dev = connector->dev;
a9756bb5 4186 enum drm_connector_status status;
671dedd2 4187 enum intel_display_power_domain power_domain;
0e32b39c 4188 bool ret;
a9756bb5 4189
164c8598 4190 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 4191 connector->base.id, connector->name);
beb60608 4192 intel_dp_unset_edid(intel_dp);
164c8598 4193
0e32b39c
DA		 4194 if (intel_dp->is_mst) {
4195 /* MST devices are disconnected from a monitor POV */
4196 if (intel_encoder->type != INTEL_OUTPUT_EDP)
4197 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
beb60608 4198 return connector_status_disconnected;
0e32b39c
DA		 4199 }
4200
beb60608 4201 power_domain = intel_dp_power_get(intel_dp);
a9756bb5 4202
d410b56d
CW		 4203 /* Can't disconnect eDP, but you can close the lid... */
4204 if (is_edp(intel_dp))
4205 status = edp_detect(intel_dp);
4206 else if (HAS_PCH_SPLIT(dev))
a9756bb5
ZW		 4207 status = ironlake_dp_detect(intel_dp);
4208 else
4209 status = g4x_dp_detect(intel_dp);
4210 if (status != connector_status_connected)
c8c8fb33 4211 goto out;
a9756bb5 4212
0d198328
AJ		 4213 intel_dp_probe_oui(intel_dp);
4214
0e32b39c
DA		 4215 ret = intel_dp_probe_mst(intel_dp);
4216 if (ret) {
4217 /* if we are in MST mode then this connector
4218 won't appear connected or have anything with EDID on it */
4219 if (intel_encoder->type != INTEL_OUTPUT_EDP)
4220 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
4221 status = connector_status_disconnected;
4222 goto out;
4223 }
4224
beb60608 4225 intel_dp_set_edid(intel_dp);
a9756bb5 4226
d63885da
PZ		 4227 if (intel_encoder->type != INTEL_OUTPUT_EDP)
4228 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
c8c8fb33
PZ		 4229 status = connector_status_connected;
4230
4231out:
beb60608 4232 intel_dp_power_put(intel_dp, power_domain);
c8c8fb33 4233 return status;
a4fc5ed6
KP		 4234}
4235
beb60608
CW		 4236static void
4237intel_dp_force(struct drm_connector *connector)
a4fc5ed6 4238{
df0e9248 4239 struct intel_dp *intel_dp = intel_attached_dp(connector);
beb60608 4240 struct intel_encoder *intel_encoder = &dp_to_dig_port(intel_dp)->base;
671dedd2 4241 enum intel_display_power_domain power_domain;
a4fc5ed6 4242
beb60608
CW		 4243 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
4244 connector->base.id, connector->name);
4245 intel_dp_unset_edid(intel_dp);
a4fc5ed6 4246
beb60608
CW		 4247 if (connector->status != connector_status_connected)
4248 return;
671dedd2 4249
beb60608
CW		 4250 power_domain = intel_dp_power_get(intel_dp);
4251
4252 intel_dp_set_edid(intel_dp);
4253
4254 intel_dp_power_put(intel_dp, power_domain);
4255
4256 if (intel_encoder->type != INTEL_OUTPUT_EDP)
4257 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
4258}
4259
4260static int intel_dp_get_modes(struct drm_connector *connector)
4261{
4262 struct intel_connector *intel_connector = to_intel_connector(connector);
4263 struct edid *edid;
4264
4265 edid = intel_connector->detect_edid;
4266 if (edid) {
4267 int ret = intel_connector_update_modes(connector, edid);
4268 if (ret)
4269 return ret;
4270 }
32f9d658 4271
f8779fda 4272 /* if eDP has no EDID, fall back to fixed mode */
beb60608
CW		 4273 if (is_edp(intel_attached_dp(connector)) &&
4274 intel_connector->panel.fixed_mode) {
f8779fda 4275 struct drm_display_mode *mode;
beb60608
CW		 4276
4277 mode = drm_mode_duplicate(connector->dev,
dd06f90e 4278 intel_connector->panel.fixed_mode);
f8779fda 4279 if (mode) {
32f9d658
ZW		 4280 drm_mode_probed_add(connector, mode);
4281 return 1;
4282 }
4283 }
beb60608 4284
32f9d658 4285 return 0;
a4fc5ed6
KP		 4286}
4287
1aad7ac0
CW		 4288static bool
4289intel_dp_detect_audio(struct drm_connector *connector)
4290{
1aad7ac0 4291 bool has_audio = false;
beb60608 4292 struct edid *edid;
1aad7ac0 4293
beb60608
CW		 4294 edid = to_intel_connector(connector)->detect_edid;
4295 if (edid)
1aad7ac0 4296 has_audio = drm_detect_monitor_audio(edid);
671dedd2 4297
1aad7ac0
CW		 4298 return has_audio;
4299}
4300
f684960e
CW		 4301static int
4302intel_dp_set_property(struct drm_connector *connector,
4303 struct drm_property *property,
4304 uint64_t val)
4305{
e953fd7b 4306 struct drm_i915_private *dev_priv = connector->dev->dev_private;
53b41837 4307 struct intel_connector *intel_connector = to_intel_connector(connector);
da63a9f2
PZ		 4308 struct intel_encoder *intel_encoder = intel_attached_encoder(connector);
4309 struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base);
f684960e
CW		 4310 int ret;
4311
662595df 4312 ret = drm_object_property_set_value(&connector->base, property, val);
f684960e
CW		 4313 if (ret)
4314 return ret;
4315
3f43c48d 4316 if (property == dev_priv->force_audio_property) {
1aad7ac0
CW		 4317 int i = val;
4318 bool has_audio;
4319
4320 if (i == intel_dp->force_audio)
f684960e
CW		 4321 return 0;
4322
1aad7ac0 4323 intel_dp->force_audio = i;
f684960e 4324
c3e5f67b 4325 if (i == HDMI_AUDIO_AUTO)
1aad7ac0
CW		 4326 has_audio = intel_dp_detect_audio(connector);
4327 else
c3e5f67b 4328 has_audio = (i == HDMI_AUDIO_ON);
1aad7ac0
CW		 4329
4330 if (has_audio == intel_dp->has_audio)
f684960e
CW		 4331 return 0;
4332
1aad7ac0 4333 intel_dp->has_audio = has_audio;
f684960e
CW		 4334 goto done;
4335 }
4336
e953fd7b 4337 if (property == dev_priv->broadcast_rgb_property) {
ae4edb80
DV		 4338 bool old_auto = intel_dp->color_range_auto;
4339 uint32_t old_range = intel_dp->color_range;
4340
55bc60db
VS		 4341 switch (val) {
4342 case INTEL_BROADCAST_RGB_AUTO:
4343 intel_dp->color_range_auto = true;
4344 break;
4345 case INTEL_BROADCAST_RGB_FULL:
4346 intel_dp->color_range_auto = false;
4347 intel_dp->color_range = 0;
4348 break;
4349 case INTEL_BROADCAST_RGB_LIMITED:
4350 intel_dp->color_range_auto = false;
4351 intel_dp->color_range = DP_COLOR_RANGE_16_235;
4352 break;
4353 default:
4354 return -EINVAL;
4355 }
ae4edb80
DV		 4356
4357 if (old_auto == intel_dp->color_range_auto &&
4358 old_range == intel_dp->color_range)
4359 return 0;
4360
e953fd7b
CW		 4361 goto done;
4362 }
4363
53b41837
YN		 4364 if (is_edp(intel_dp) &&
4365 property == connector->dev->mode_config.scaling_mode_property) {
4366 if (val == DRM_MODE_SCALE_NONE) {
4367 DRM_DEBUG_KMS("no scaling not supported\n");
4368 return -EINVAL;
4369 }
4370
4371 if (intel_connector->panel.fitting_mode == val) {
4372 /* the eDP scaling property is not changed */
4373 return 0;
4374 }
4375 intel_connector->panel.fitting_mode = val;
4376
4377 goto done;
4378 }
4379
f684960e
CW		 4380 return -EINVAL;
4381
4382done:
c0c36b94
CW		 4383 if (intel_encoder->base.crtc)
4384 intel_crtc_restore_mode(intel_encoder->base.crtc);
f684960e
CW		 4385
4386 return 0;
4387}
4388
a4fc5ed6 4389static void
73845adf 4390intel_dp_connector_destroy(struct drm_connector *connector)
a4fc5ed6 4391{
1d508706 4392 struct intel_connector *intel_connector = to_intel_connector(connector);
aaa6fd2a 4393
10e972d3 4394 kfree(intel_connector->detect_edid);
beb60608 4395
9cd300e0
JN		 4396 if (!IS_ERR_OR_NULL(intel_connector->edid))
4397 kfree(intel_connector->edid);
4398
acd8db10
PZ		 4399 /* Can't call is_edp() since the encoder may have been destroyed
4400 * already. */
4401 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP)
1d508706 4402 intel_panel_fini(&intel_connector->panel);
aaa6fd2a 4403
a4fc5ed6 4404 drm_connector_cleanup(connector);
55f78c43 4405 kfree(connector);
a4fc5ed6
KP		 4406}
4407
00c09d70 4408void intel_dp_encoder_destroy(struct drm_encoder *encoder)
24d05927 4409{
da63a9f2
PZ		 4410 struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder);
4411 struct intel_dp *intel_dp = &intel_dig_port->dp;
24d05927 4412
4f71d0cb 4413 drm_dp_aux_unregister(&intel_dp->aux);
0e32b39c 4414 intel_dp_mst_encoder_cleanup(intel_dig_port);
24d05927 4415 drm_encoder_cleanup(encoder);
bd943159
KP		 4416 if (is_edp(intel_dp)) {
4417 cancel_delayed_work_sync(&intel_dp->panel_vdd_work);
951468f3
VS		 4418 /*
4419 * vdd might still be enabled do to the delayed vdd off.
4420 * Make sure vdd is actually turned off here.
4421 */
773538e8 4422 pps_lock(intel_dp);
4be73780 4423 edp_panel_vdd_off_sync(intel_dp);
773538e8
VS		 4424 pps_unlock(intel_dp);
4425
01527b31
CT		 4426 if (intel_dp->edp_notifier.notifier_call) {
4427 unregister_reboot_notifier(&intel_dp->edp_notifier);
4428 intel_dp->edp_notifier.notifier_call = NULL;
4429 }
bd943159 4430 }
da63a9f2 4431 kfree(intel_dig_port);
24d05927
DV		 4432}
4433
07f9cd0b
ID		 4434static void intel_dp_encoder_suspend(struct intel_encoder *intel_encoder)
4435{
4436 struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base);
4437
4438 if (!is_edp(intel_dp))
4439 return;
4440
951468f3
VS		 4441 /*
4442 * vdd might still be enabled do to the delayed vdd off.
4443 * Make sure vdd is actually turned off here.
4444 */
773538e8 4445 pps_lock(intel_dp);
07f9cd0b 4446 edp_panel_vdd_off_sync(intel_dp);
773538e8 4447 pps_unlock(intel_dp);
07f9cd0b
ID		 4448}
4449
6d93c0c4
ID		 4450static void intel_dp_encoder_reset(struct drm_encoder *encoder)
4451{
4452 intel_edp_panel_vdd_sanitize(to_intel_encoder(encoder));
4453}
4454
a4fc5ed6 4455static const struct drm_connector_funcs intel_dp_connector_funcs = {
2bd2ad64 4456 .dpms = intel_connector_dpms,
a4fc5ed6 4457 .detect = intel_dp_detect,
beb60608 4458 .force = intel_dp_force,
a4fc5ed6 4459 .fill_modes = drm_helper_probe_single_connector_modes,
f684960e 4460 .set_property = intel_dp_set_property,
73845adf 4461 .destroy = intel_dp_connector_destroy,
a4fc5ed6
KP		 4462};
4463
4464static const struct drm_connector_helper_funcs intel_dp_connector_helper_funcs = {
4465 .get_modes = intel_dp_get_modes,
4466 .mode_valid = intel_dp_mode_valid,
df0e9248 4467 .best_encoder = intel_best_encoder,
a4fc5ed6
KP		 4468};
4469
a4fc5ed6 4470static const struct drm_encoder_funcs intel_dp_enc_funcs = {
6d93c0c4 4471 .reset = intel_dp_encoder_reset,
24d05927 4472 .destroy = intel_dp_encoder_destroy,
a4fc5ed6
KP		 4473};
4474
0e32b39c 4475void
21d40d37 4476intel_dp_hot_plug(struct intel_encoder *intel_encoder)
c8110e52 4477{
0e32b39c 4478 return;
c8110e52 4479}
6207937d 4480
13cf5504
DA		 4481bool
4482intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port, bool long_hpd)
4483{
4484 struct intel_dp *intel_dp = &intel_dig_port->dp;
1c767b33 4485 struct intel_encoder *intel_encoder = &intel_dig_port->base;
0e32b39c
DA		 4486 struct drm_device *dev = intel_dig_port->base.base.dev;
4487 struct drm_i915_private *dev_priv = dev->dev_private;
1c767b33
ID		 4488 enum intel_display_power_domain power_domain;
4489 bool ret = true;
4490
0e32b39c
DA		 4491 if (intel_dig_port->base.type != INTEL_OUTPUT_EDP)
4492 intel_dig_port->base.type = INTEL_OUTPUT_DISPLAYPORT;
13cf5504 4493
26fbb774
VS		 4494 DRM_DEBUG_KMS("got hpd irq on port %c - %s\n",
4495 port_name(intel_dig_port->port),
0e32b39c 4496 long_hpd ? "long" : "short");
13cf5504 4497
1c767b33
ID		 4498 power_domain = intel_display_port_power_domain(intel_encoder);
4499 intel_display_power_get(dev_priv, power_domain);
4500
0e32b39c 4501 if (long_hpd) {
2a592bec
DA		 4502
4503 if (HAS_PCH_SPLIT(dev)) {
4504 if (!ibx_digital_port_connected(dev_priv, intel_dig_port))
4505 goto mst_fail;
4506 } else {
4507 if (g4x_digital_port_connected(dev, intel_dig_port) != 1)
4508 goto mst_fail;
4509 }
0e32b39c
DA		 4510
4511 if (!intel_dp_get_dpcd(intel_dp)) {
4512 goto mst_fail;
4513 }
4514
4515 intel_dp_probe_oui(intel_dp);
4516
4517 if (!intel_dp_probe_mst(intel_dp))
4518 goto mst_fail;
4519
4520 } else {
4521 if (intel_dp->is_mst) {
1c767b33 4522 if (intel_dp_check_mst_status(intel_dp) == -EINVAL)
0e32b39c
DA		 4523 goto mst_fail;
4524 }
4525
4526 if (!intel_dp->is_mst) {
4527 /*
4528 * we'll check the link status via the normal hot plug path later -
4529 * but for short hpds we should check it now
4530 */
5b215bcf 4531 drm_modeset_lock(&dev->mode_config.connection_mutex, NULL);
0e32b39c 4532 intel_dp_check_link_status(intel_dp);
5b215bcf 4533 drm_modeset_unlock(&dev->mode_config.connection_mutex);
0e32b39c
DA		 4534 }
4535 }
1c767b33
ID		 4536 ret = false;
4537 goto put_power;
0e32b39c
DA		 4538mst_fail:
4539 /* if we were in MST mode, and device is not there get out of MST mode */
4540 if (intel_dp->is_mst) {
4541 DRM_DEBUG_KMS("MST device may have disappeared %d vs %d\n", intel_dp->is_mst, intel_dp->mst_mgr.mst_state);
4542 intel_dp->is_mst = false;
4543 drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, intel_dp->is_mst);
4544 }
1c767b33
ID		 4545put_power:
4546 intel_display_power_put(dev_priv, power_domain);
4547
4548 return ret;
13cf5504
DA		 4549}
4550
e3421a18
ZW		 4551/* Return which DP Port should be selected for Transcoder DP control */
4552int
0206e353 4553intel_trans_dp_port_sel(struct drm_crtc *crtc)
e3421a18
ZW		 4554{
4555 struct drm_device *dev = crtc->dev;
fa90ecef
PZ		 4556 struct intel_encoder *intel_encoder;
4557 struct intel_dp *intel_dp;
e3421a18 4558
fa90ecef
PZ		 4559 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
4560 intel_dp = enc_to_intel_dp(&intel_encoder->base);
e3421a18 4561
fa90ecef
PZ		 4562 if (intel_encoder->type == INTEL_OUTPUT_DISPLAYPORT ||
4563 intel_encoder->type == INTEL_OUTPUT_EDP)
ea5b213a 4564 return intel_dp->output_reg;
e3421a18 4565 }
ea5b213a 4566
e3421a18
ZW		 4567 return -1;
4568}
4569
36e83a18 4570/* check the VBT to see whether the eDP is on DP-D port */
5d8a7752 4571bool intel_dp_is_edp(struct drm_device *dev, enum port port)
36e83a18
ZY		 4572{
4573 struct drm_i915_private *dev_priv = dev->dev_private;
768f69c9 4574 union child_device_config *p_child;
36e83a18 4575 int i;
5d8a7752
VS		 4576 static const short port_mapping[] = {
4577 [PORT_B] = PORT_IDPB,
4578 [PORT_C] = PORT_IDPC,
4579 [PORT_D] = PORT_IDPD,
4580 };
36e83a18 4581
3b32a35b
VS		 4582 if (port == PORT_A)
4583 return true;
4584
41aa3448 4585 if (!dev_priv->vbt.child_dev_num)
36e83a18
ZY		 4586 return false;
4587
41aa3448
RV		 4588 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
4589 p_child = dev_priv->vbt.child_dev + i;
36e83a18 4590
5d8a7752 4591 if (p_child->common.dvo_port == port_mapping[port] &&
f02586df
VS		 4592 (p_child->common.device_type & DEVICE_TYPE_eDP_BITS) ==
4593 (DEVICE_TYPE_eDP & DEVICE_TYPE_eDP_BITS))
36e83a18
ZY		 4594 return true;
4595 }
4596 return false;
4597}
4598
0e32b39c 4599void
f684960e
CW		 4600intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector)
4601{
53b41837
YN		 4602 struct intel_connector *intel_connector = to_intel_connector(connector);
4603
3f43c48d 4604 intel_attach_force_audio_property(connector);
e953fd7b 4605 intel_attach_broadcast_rgb_property(connector);
55bc60db 4606 intel_dp->color_range_auto = true;
53b41837
YN		 4607
4608 if (is_edp(intel_dp)) {
4609 drm_mode_create_scaling_mode_property(connector->dev);
6de6d846
RC		 4610 drm_object_attach_property(
4611 &connector->base,
53b41837 4612 connector->dev->mode_config.scaling_mode_property,
8e740cd1
YN		 4613 DRM_MODE_SCALE_ASPECT);
4614 intel_connector->panel.fitting_mode = DRM_MODE_SCALE_ASPECT;
53b41837 4615 }
f684960e
CW		 4616}
4617
dada1a9f
ID		 4618static void intel_dp_init_panel_power_timestamps(struct intel_dp *intel_dp)
4619{
4620 intel_dp->last_power_cycle = jiffies;
4621 intel_dp->last_power_on = jiffies;
4622 intel_dp->last_backlight_off = jiffies;
4623}
4624
67a54566
DV		 4625static void
4626intel_dp_init_panel_power_sequencer(struct drm_device *dev,
f30d26e4
JN		 4627 struct intel_dp *intel_dp,
4628 struct edp_power_seq *out)
67a54566
DV		 4629{
4630 struct drm_i915_private *dev_priv = dev->dev_private;
4631 struct edp_power_seq cur, vbt, spec, final;
4632 u32 pp_on, pp_off, pp_div, pp;
bf13e81b 4633 int pp_ctrl_reg, pp_on_reg, pp_off_reg, pp_div_reg;
453c5420 4634
e39b999a
VS		 4635 lockdep_assert_held(&dev_priv->pps_mutex);
4636
453c5420 4637 if (HAS_PCH_SPLIT(dev)) {
bf13e81b 4638 pp_ctrl_reg = PCH_PP_CONTROL;
453c5420
JB		 4639 pp_on_reg = PCH_PP_ON_DELAYS;
4640 pp_off_reg = PCH_PP_OFF_DELAYS;
4641 pp_div_reg = PCH_PP_DIVISOR;
4642 } else {
bf13e81b
JN		 4643 enum pipe pipe = vlv_power_sequencer_pipe(intel_dp);
4644
4645 pp_ctrl_reg = VLV_PIPE_PP_CONTROL(pipe);
4646 pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe);
4647 pp_off_reg = VLV_PIPE_PP_OFF_DELAYS(pipe);
4648 pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe);
453c5420 4649 }
67a54566
DV		 4650
4651 /* Workaround: Need to write PP_CONTROL with the unlock key as
4652 * the very first thing. */
453c5420 4653 pp = ironlake_get_pp_control(intel_dp);
bf13e81b 4654 I915_WRITE(pp_ctrl_reg, pp);
67a54566 4655
453c5420
JB		 4656 pp_on = I915_READ(pp_on_reg);
4657 pp_off = I915_READ(pp_off_reg);
4658 pp_div = I915_READ(pp_div_reg);
67a54566
DV		 4659
4660 /* Pull timing values out of registers */
4661 cur.t1_t3 = (pp_on & PANEL_POWER_UP_DELAY_MASK) >>
4662 PANEL_POWER_UP_DELAY_SHIFT;
4663
4664 cur.t8 = (pp_on & PANEL_LIGHT_ON_DELAY_MASK) >>
4665 PANEL_LIGHT_ON_DELAY_SHIFT;
4666
4667 cur.t9 = (pp_off & PANEL_LIGHT_OFF_DELAY_MASK) >>
4668 PANEL_LIGHT_OFF_DELAY_SHIFT;
4669
4670 cur.t10 = (pp_off & PANEL_POWER_DOWN_DELAY_MASK) >>
4671 PANEL_POWER_DOWN_DELAY_SHIFT;
4672
4673 cur.t11_t12 = ((pp_div & PANEL_POWER_CYCLE_DELAY_MASK) >>
4674 PANEL_POWER_CYCLE_DELAY_SHIFT) * 1000;
4675
4676 DRM_DEBUG_KMS("cur t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n",
4677 cur.t1_t3, cur.t8, cur.t9, cur.t10, cur.t11_t12);
4678
41aa3448 4679 vbt = dev_priv->vbt.edp_pps;
67a54566
DV		 4680
4681 /* Upper limits from eDP 1.3 spec. Note that we use the clunky units of
4682 * our hw here, which are all in 100usec. */
4683 spec.t1_t3 = 210 * 10;
4684 spec.t8 = 50 * 10; /* no limit for t8, use t7 instead */
4685 spec.t9 = 50 * 10; /* no limit for t9, make it symmetric with t8 */
4686 spec.t10 = 500 * 10;
4687 /* This one is special and actually in units of 100ms, but zero
4688 * based in the hw (so we need to add 100 ms). But the sw vbt
4689 * table multiplies it with 1000 to make it in units of 100usec,
4690 * too. */
4691 spec.t11_t12 = (510 + 100) * 10;
4692
4693 DRM_DEBUG_KMS("vbt t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n",
4694 vbt.t1_t3, vbt.t8, vbt.t9, vbt.t10, vbt.t11_t12);
4695
4696 /* Use the max of the register settings and vbt. If both are
4697 * unset, fall back to the spec limits. */
4698#define assign_final(field) final.field = (max(cur.field, vbt.field) == 0 ? \
4699 spec.field : \
4700 max(cur.field, vbt.field))
4701 assign_final(t1_t3);
4702 assign_final(t8);
4703 assign_final(t9);
4704 assign_final(t10);
4705 assign_final(t11_t12);
4706#undef assign_final
4707
4708#define get_delay(field) (DIV_ROUND_UP(final.field, 10))
4709 intel_dp->panel_power_up_delay = get_delay(t1_t3);
4710 intel_dp->backlight_on_delay = get_delay(t8);
4711 intel_dp->backlight_off_delay = get_delay(t9);
4712 intel_dp->panel_power_down_delay = get_delay(t10);
4713 intel_dp->panel_power_cycle_delay = get_delay(t11_t12);
4714#undef get_delay
4715
f30d26e4
JN		 4716 DRM_DEBUG_KMS("panel power up delay %d, power down delay %d, power cycle delay %d\n",
4717 intel_dp->panel_power_up_delay, intel_dp->panel_power_down_delay,
4718 intel_dp->panel_power_cycle_delay);
4719
4720 DRM_DEBUG_KMS("backlight on delay %d, off delay %d\n",
4721 intel_dp->backlight_on_delay, intel_dp->backlight_off_delay);
4722
4723 if (out)
4724 *out = final;
4725}
4726
4727static void
4728intel_dp_init_panel_power_sequencer_registers(struct drm_device *dev,
4729 struct intel_dp *intel_dp,
4730 struct edp_power_seq *seq)
4731{
4732 struct drm_i915_private *dev_priv = dev->dev_private;
453c5420
JB		 4733 u32 pp_on, pp_off, pp_div, port_sel = 0;
4734 int div = HAS_PCH_SPLIT(dev) ? intel_pch_rawclk(dev) : intel_hrawclk(dev);
4735 int pp_on_reg, pp_off_reg, pp_div_reg;
ad933b56 4736 enum port port = dp_to_dig_port(intel_dp)->port;
453c5420 4737
e39b999a 4738 lockdep_assert_held(&dev_priv->pps_mutex);
453c5420
JB		 4739
4740 if (HAS_PCH_SPLIT(dev)) {
4741 pp_on_reg = PCH_PP_ON_DELAYS;
4742 pp_off_reg = PCH_PP_OFF_DELAYS;
4743 pp_div_reg = PCH_PP_DIVISOR;
4744 } else {
bf13e81b
JN		 4745 enum pipe pipe = vlv_power_sequencer_pipe(intel_dp);
4746
4747 pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe);
4748 pp_off_reg = VLV_PIPE_PP_OFF_DELAYS(pipe);
4749 pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe);
453c5420
JB		 4750 }
4751
b2f19d1a
PZ		 4752 /*
4753 * And finally store the new values in the power sequencer. The
4754 * backlight delays are set to 1 because we do manual waits on them. For
4755 * T8, even BSpec recommends doing it. For T9, if we don't do this,
4756 * we'll end up waiting for the backlight off delay twice: once when we
4757 * do the manual sleep, and once when we disable the panel and wait for
4758 * the PP_STATUS bit to become zero.
4759 */
f30d26e4 4760 pp_on = (seq->t1_t3 << PANEL_POWER_UP_DELAY_SHIFT) |
b2f19d1a
PZ		 4761 (1 << PANEL_LIGHT_ON_DELAY_SHIFT);
4762 pp_off = (1 << PANEL_LIGHT_OFF_DELAY_SHIFT) |
f30d26e4 4763 (seq->t10 << PANEL_POWER_DOWN_DELAY_SHIFT);
67a54566
DV		 4764 /* Compute the divisor for the pp clock, simply match the Bspec
4765 * formula. */
453c5420 4766 pp_div = ((100 * div)/2 - 1) << PP_REFERENCE_DIVIDER_SHIFT;
f30d26e4 4767 pp_div |= (DIV_ROUND_UP(seq->t11_t12, 1000)
67a54566
DV		 4768 << PANEL_POWER_CYCLE_DELAY_SHIFT);
4769
4770 /* Haswell doesn't have any port selection bits for the panel
4771 * power sequencer any more. */
bc7d38a4 4772 if (IS_VALLEYVIEW(dev)) {
ad933b56 4773 port_sel = PANEL_PORT_SELECT_VLV(port);
bc7d38a4 4774 } else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) {
ad933b56 4775 if (port == PORT_A)
a24c144c 4776 port_sel = PANEL_PORT_SELECT_DPA;
67a54566 4777 else
a24c144c 4778 port_sel = PANEL_PORT_SELECT_DPD;
67a54566
DV		 4779 }
4780
453c5420
JB		 4781 pp_on |= port_sel;
4782
4783 I915_WRITE(pp_on_reg, pp_on);
4784 I915_WRITE(pp_off_reg, pp_off);
4785 I915_WRITE(pp_div_reg, pp_div);
67a54566 4786
67a54566 4787 DRM_DEBUG_KMS("panel power sequencer register settings: PP_ON %#x, PP_OFF %#x, PP_DIV %#x\n",
453c5420
JB		 4788 I915_READ(pp_on_reg),
4789 I915_READ(pp_off_reg),
4790 I915_READ(pp_div_reg));
f684960e
CW		 4791}
4792
439d7ac0
PB		 4793void intel_dp_set_drrs_state(struct drm_device *dev, int refresh_rate)
4794{
4795 struct drm_i915_private *dev_priv = dev->dev_private;
4796 struct intel_encoder *encoder;
4797 struct intel_dp *intel_dp = NULL;
4798 struct intel_crtc_config *config = NULL;
4799 struct intel_crtc *intel_crtc = NULL;
4800 struct intel_connector *intel_connector = dev_priv->drrs.connector;
4801 u32 reg, val;
4802 enum edp_drrs_refresh_rate_type index = DRRS_HIGH_RR;
4803
4804 if (refresh_rate <= 0) {
4805 DRM_DEBUG_KMS("Refresh rate should be positive non-zero.\n");
4806 return;
4807 }
4808
4809 if (intel_connector == NULL) {
4810 DRM_DEBUG_KMS("DRRS supported for eDP only.\n");
4811 return;
4812 }
4813
1fcc9d1c
DV		 4814 /*
4815 * FIXME: This needs proper synchronization with psr state. But really
4816 * hard to tell without seeing the user of this function of this code.
4817 * Check locking and ordering once that lands.
4818 */
439d7ac0
PB		 4819 if (INTEL_INFO(dev)->gen < 8 && intel_edp_is_psr_enabled(dev)) {
4820 DRM_DEBUG_KMS("DRRS is disabled as PSR is enabled\n");
4821 return;
4822 }
4823
4824 encoder = intel_attached_encoder(&intel_connector->base);
4825 intel_dp = enc_to_intel_dp(&encoder->base);
4826 intel_crtc = encoder->new_crtc;
4827
4828 if (!intel_crtc) {
4829 DRM_DEBUG_KMS("DRRS: intel_crtc not initialized\n");
4830 return;
4831 }
4832
4833 config = &intel_crtc->config;
4834
4835 if (intel_dp->drrs_state.type < SEAMLESS_DRRS_SUPPORT) {
4836 DRM_DEBUG_KMS("Only Seamless DRRS supported.\n");
4837 return;
4838 }
4839
4840 if (intel_connector->panel.downclock_mode->vrefresh == refresh_rate)
4841 index = DRRS_LOW_RR;
4842
4843 if (index == intel_dp->drrs_state.refresh_rate_type) {
4844 DRM_DEBUG_KMS(
4845 "DRRS requested for previously set RR...ignoring\n");
4846 return;
4847 }
4848
4849 if (!intel_crtc->active) {
4850 DRM_DEBUG_KMS("eDP encoder disabled. CRTC not Active\n");
4851 return;
4852 }
4853
4854 if (INTEL_INFO(dev)->gen > 6 && INTEL_INFO(dev)->gen < 8) {
4855 reg = PIPECONF(intel_crtc->config.cpu_transcoder);
4856 val = I915_READ(reg);
4857 if (index > DRRS_HIGH_RR) {
4858 val |= PIPECONF_EDP_RR_MODE_SWITCH;
f769cd24 4859 intel_dp_set_m_n(intel_crtc);
439d7ac0
PB		 4860 } else {
4861 val &= ~PIPECONF_EDP_RR_MODE_SWITCH;
4862 }
4863 I915_WRITE(reg, val);
4864 }
4865
4866 /*
4867 * mutex taken to ensure that there is no race between differnt
4868 * drrs calls trying to update refresh rate. This scenario may occur
4869 * in future when idleness detection based DRRS in kernel and
4870 * possible calls from user space to set differnt RR are made.
4871 */
4872
4873 mutex_lock(&intel_dp->drrs_state.mutex);
4874
4875 intel_dp->drrs_state.refresh_rate_type = index;
4876
4877 mutex_unlock(&intel_dp->drrs_state.mutex);
4878
4879 DRM_DEBUG_KMS("eDP Refresh Rate set to : %dHz\n", refresh_rate);
4880}
4881
4f9db5b5
PB		 4882static struct drm_display_mode *
4883intel_dp_drrs_init(struct intel_digital_port *intel_dig_port,
4884 struct intel_connector *intel_connector,
4885 struct drm_display_mode *fixed_mode)
4886{
4887 struct drm_connector *connector = &intel_connector->base;
4888 struct intel_dp *intel_dp = &intel_dig_port->dp;
4889 struct drm_device *dev = intel_dig_port->base.base.dev;
4890 struct drm_i915_private *dev_priv = dev->dev_private;
4891 struct drm_display_mode *downclock_mode = NULL;
4892
4893 if (INTEL_INFO(dev)->gen <= 6) {
4894 DRM_DEBUG_KMS("DRRS supported for Gen7 and above\n");
4895 return NULL;
4896 }
4897
4898 if (dev_priv->vbt.drrs_type != SEAMLESS_DRRS_SUPPORT) {
4079b8d1 4899 DRM_DEBUG_KMS("VBT doesn't support DRRS\n");
4f9db5b5
PB		 4900 return NULL;
4901 }
4902
4903 downclock_mode = intel_find_panel_downclock
4904 (dev, fixed_mode, connector);
4905
4906 if (!downclock_mode) {
4079b8d1 4907 DRM_DEBUG_KMS("DRRS not supported\n");
4f9db5b5
PB		 4908 return NULL;
4909 }
4910
439d7ac0
PB		 4911 dev_priv->drrs.connector = intel_connector;
4912
4913 mutex_init(&intel_dp->drrs_state.mutex);
4914
4f9db5b5
PB		 4915 intel_dp->drrs_state.type = dev_priv->vbt.drrs_type;
4916
4917 intel_dp->drrs_state.refresh_rate_type = DRRS_HIGH_RR;
4079b8d1 4918 DRM_DEBUG_KMS("seamless DRRS supported for eDP panel.\n");
4f9db5b5
PB		 4919 return downclock_mode;
4920}
4921
aba86890
ID		 4922void intel_edp_panel_vdd_sanitize(struct intel_encoder *intel_encoder)
4923{
4924 struct drm_device *dev = intel_encoder->base.dev;
4925 struct drm_i915_private *dev_priv = dev->dev_private;
4926 struct intel_dp *intel_dp;
4927 enum intel_display_power_domain power_domain;
4928
4929 if (intel_encoder->type != INTEL_OUTPUT_EDP)
4930 return;
4931
4932 intel_dp = enc_to_intel_dp(&intel_encoder->base);
773538e8
VS		 4933
4934 pps_lock(intel_dp);
4935
aba86890 4936 if (!edp_have_panel_vdd(intel_dp))
e39b999a 4937 goto out;
aba86890
ID		 4938 /*
4939 * The VDD bit needs a power domain reference, so if the bit is
4940 * already enabled when we boot or resume, grab this reference and
4941 * schedule a vdd off, so we don't hold on to the reference
4942 * indefinitely.
4943 */
4944 DRM_DEBUG_KMS("VDD left on by BIOS, adjusting state tracking\n");
4945 power_domain = intel_display_port_power_domain(intel_encoder);
4946 intel_display_power_get(dev_priv, power_domain);
4947
4948 edp_panel_vdd_schedule_off(intel_dp);
e39b999a 4949 out:
773538e8 4950 pps_unlock(intel_dp);
aba86890
ID		 4951}
4952
ed92f0b2 4953static bool intel_edp_init_connector(struct intel_dp *intel_dp,
0095e6dc
PZ		 4954 struct intel_connector *intel_connector,
4955 struct edp_power_seq *power_seq)
ed92f0b2
PZ		 4956{
4957 struct drm_connector *connector = &intel_connector->base;
4958 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
63635217
PZ		 4959 struct intel_encoder *intel_encoder = &intel_dig_port->base;
4960 struct drm_device *dev = intel_encoder->base.dev;
ed92f0b2
PZ		 4961 struct drm_i915_private *dev_priv = dev->dev_private;
4962 struct drm_display_mode *fixed_mode = NULL;
4f9db5b5 4963 struct drm_display_mode *downclock_mode = NULL;
ed92f0b2
PZ		 4964 bool has_dpcd;
4965 struct drm_display_mode *scan;
4966 struct edid *edid;
4967
4f9db5b5
PB		 4968 intel_dp->drrs_state.type = DRRS_NOT_SUPPORTED;
4969
ed92f0b2
PZ		 4970 if (!is_edp(intel_dp))
4971 return true;
4972
aba86890 4973 intel_edp_panel_vdd_sanitize(intel_encoder);
63635217 4974
ed92f0b2 4975 /* Cache DPCD and EDID for edp. */
24f3e092 4976 intel_edp_panel_vdd_on(intel_dp);
ed92f0b2 4977 has_dpcd = intel_dp_get_dpcd(intel_dp);
1e0560e0 4978 intel_edp_panel_vdd_off(intel_dp, false);
ed92f0b2
PZ		 4979
4980 if (has_dpcd) {
4981 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11)
4982 dev_priv->no_aux_handshake =
4983 intel_dp->dpcd[DP_MAX_DOWNSPREAD] &
4984 DP_NO_AUX_HANDSHAKE_LINK_TRAINING;
4985 } else {
4986 /* if this fails, presume the device is a ghost */
4987 DRM_INFO("failed to retrieve link info, disabling eDP\n");
ed92f0b2
PZ		 4988 return false;
4989 }
4990
4991 /* We now know it's not a ghost, init power sequence regs. */
773538e8 4992 pps_lock(intel_dp);
0095e6dc 4993 intel_dp_init_panel_power_sequencer_registers(dev, intel_dp, power_seq);
773538e8 4994 pps_unlock(intel_dp);
ed92f0b2 4995
060c8778 4996 mutex_lock(&dev->mode_config.mutex);
0b99836f 4997 edid = drm_get_edid(connector, &intel_dp->aux.ddc);
ed92f0b2
PZ		 4998 if (edid) {
4999 if (drm_add_edid_modes(connector, edid)) {
5000 drm_mode_connector_update_edid_property(connector,
5001 edid);
5002 drm_edid_to_eld(connector, edid);
5003 } else {
5004 kfree(edid);
5005 edid = ERR_PTR(-EINVAL);
5006 }
5007 } else {
5008 edid = ERR_PTR(-ENOENT);
5009 }
5010 intel_connector->edid = edid;
5011
5012 /* prefer fixed mode from EDID if available */
5013 list_for_each_entry(scan, &connector->probed_modes, head) {
5014 if ((scan->type & DRM_MODE_TYPE_PREFERRED)) {
5015 fixed_mode = drm_mode_duplicate(dev, scan);
4f9db5b5
PB		 5016 downclock_mode = intel_dp_drrs_init(
5017 intel_dig_port,
5018 intel_connector, fixed_mode);
ed92f0b2
PZ		 5019 break;
5020 }
5021 }
5022
5023 /* fallback to VBT if available for eDP */
5024 if (!fixed_mode && dev_priv->vbt.lfp_lvds_vbt_mode) {
5025 fixed_mode = drm_mode_duplicate(dev,
5026 dev_priv->vbt.lfp_lvds_vbt_mode);
5027 if (fixed_mode)
5028 fixed_mode->type |= DRM_MODE_TYPE_PREFERRED;
5029 }
060c8778 5030 mutex_unlock(&dev->mode_config.mutex);
ed92f0b2 5031
01527b31
CT		 5032 if (IS_VALLEYVIEW(dev)) {
5033 intel_dp->edp_notifier.notifier_call = edp_notify_handler;
5034 register_reboot_notifier(&intel_dp->edp_notifier);
5035 }
5036
4f9db5b5 5037 intel_panel_init(&intel_connector->panel, fixed_mode, downclock_mode);
73580fb7 5038 intel_connector->panel.backlight_power = intel_edp_backlight_power;
ed92f0b2
PZ		 5039 intel_panel_setup_backlight(connector);
5040
5041 return true;
5042}
5043
16c25533 5044bool
f0fec3f2
PZ		 5045intel_dp_init_connector(struct intel_digital_port *intel_dig_port,
5046 struct intel_connector *intel_connector)
a4fc5ed6 5047{
f0fec3f2
PZ		 5048 struct drm_connector *connector = &intel_connector->base;
5049 struct intel_dp *intel_dp = &intel_dig_port->dp;
5050 struct intel_encoder *intel_encoder = &intel_dig_port->base;
5051 struct drm_device *dev = intel_encoder->base.dev;
a4fc5ed6 5052 struct drm_i915_private *dev_priv = dev->dev_private;
174edf1f 5053 enum port port = intel_dig_port->port;
0095e6dc 5054 struct edp_power_seq power_seq = { 0 };
0b99836f 5055 int type;
a4fc5ed6 5056
a4a5d2f8
VS		 5057 intel_dp->pps_pipe = INVALID_PIPE;
5058
ec5b01dd
DL		 5059 /* intel_dp vfuncs */
5060 if (IS_VALLEYVIEW(dev))
5061 intel_dp->get_aux_clock_divider = vlv_get_aux_clock_divider;
5062 else if (IS_HASWELL(dev) || IS_BROADWELL(dev))
5063 intel_dp->get_aux_clock_divider = hsw_get_aux_clock_divider;
5064 else if (HAS_PCH_SPLIT(dev))
5065 intel_dp->get_aux_clock_divider = ilk_get_aux_clock_divider;
5066 else
5067 intel_dp->get_aux_clock_divider = i9xx_get_aux_clock_divider;
5068
153b1100
DL		 5069 intel_dp->get_aux_send_ctl = i9xx_get_aux_send_ctl;
5070
0767935e
DV		 5071 /* Preserve the current hw state. */
5072 intel_dp->DP = I915_READ(intel_dp->output_reg);
dd06f90e 5073 intel_dp->attached_connector = intel_connector;
3d3dc149 5074
3b32a35b 5075 if (intel_dp_is_edp(dev, port))
b329530c 5076 type = DRM_MODE_CONNECTOR_eDP;
3b32a35b
VS		 5077 else
5078 type = DRM_MODE_CONNECTOR_DisplayPort;
b329530c 5079
f7d24902
ID		 5080 /*
5081 * For eDP we always set the encoder type to INTEL_OUTPUT_EDP, but
5082 * for DP the encoder type can be set by the caller to
5083 * INTEL_OUTPUT_UNKNOWN for DDI, so don't rewrite it.
5084 */
5085 if (type == DRM_MODE_CONNECTOR_eDP)
5086 intel_encoder->type = INTEL_OUTPUT_EDP;
5087
e7281eab
ID		 5088 DRM_DEBUG_KMS("Adding %s connector on port %c\n",
5089 type == DRM_MODE_CONNECTOR_eDP ? "eDP" : "DP",
5090 port_name(port));
5091
b329530c 5092 drm_connector_init(dev, connector, &intel_dp_connector_funcs, type);
a4fc5ed6
KP		 5093 drm_connector_helper_add(connector, &intel_dp_connector_helper_funcs);
5094
a4fc5ed6
KP		 5095 connector->interlace_allowed = true;
5096 connector->doublescan_allowed = 0;
5097
f0fec3f2 5098 INIT_DELAYED_WORK(&intel_dp->panel_vdd_work,
4be73780 5099 edp_panel_vdd_work);
a4fc5ed6 5100
df0e9248 5101 intel_connector_attach_encoder(intel_connector, intel_encoder);
34ea3d38 5102 drm_connector_register(connector);
a4fc5ed6 5103
affa9354 5104 if (HAS_DDI(dev))
bcbc889b
PZ		 5105 intel_connector->get_hw_state = intel_ddi_connector_get_hw_state;
5106 else
5107 intel_connector->get_hw_state = intel_connector_get_hw_state;
80f65de3 5108 intel_connector->unregister = intel_dp_connector_unregister;
bcbc889b 5109
0b99836f 5110 /* Set up the hotplug pin. */
ab9d7c30
PZ		 5111 switch (port) {
5112 case PORT_A:
1d843f9d 5113 intel_encoder->hpd_pin = HPD_PORT_A;
ab9d7c30
PZ		 5114 break;
5115 case PORT_B:
1d843f9d 5116 intel_encoder->hpd_pin = HPD_PORT_B;
ab9d7c30
PZ		 5117 break;
5118 case PORT_C:
1d843f9d 5119 intel_encoder->hpd_pin = HPD_PORT_C;
ab9d7c30
PZ		 5120 break;
5121 case PORT_D:
1d843f9d 5122 intel_encoder->hpd_pin = HPD_PORT_D;
ab9d7c30
PZ		 5123 break;
5124 default:
ad1c0b19 5125 BUG();
5eb08b69
ZW		 5126 }
5127
dada1a9f 5128 if (is_edp(intel_dp)) {
773538e8 5129 pps_lock(intel_dp);
a4a5d2f8
VS		 5130 if (IS_VALLEYVIEW(dev)) {
5131 vlv_initial_power_sequencer_setup(intel_dp);
5132 } else {
5133 intel_dp_init_panel_power_timestamps(intel_dp);
5134 intel_dp_init_panel_power_sequencer(dev, intel_dp,
5135 &power_seq);
5136 }
773538e8 5137 pps_unlock(intel_dp);
dada1a9f 5138 }
0095e6dc 5139
9d1a1031 5140 intel_dp_aux_init(intel_dp, intel_connector);
c1f05264 5141
0e32b39c
DA		 5142 /* init MST on ports that can support it */
5143 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
5144 if (port == PORT_B || port == PORT_C || port == PORT_D) {
a4a5d2f8
VS		 5145 intel_dp_mst_encoder_init(intel_dig_port,
5146 intel_connector->base.base.id);
0e32b39c
DA		 5147 }
5148 }
5149
0095e6dc 5150 if (!intel_edp_init_connector(intel_dp, intel_connector, &power_seq)) {
4f71d0cb 5151 drm_dp_aux_unregister(&intel_dp->aux);
15b1d171
PZ		 5152 if (is_edp(intel_dp)) {
5153 cancel_delayed_work_sync(&intel_dp->panel_vdd_work);
951468f3
VS		 5154 /*
5155 * vdd might still be enabled do to the delayed vdd off.
5156 * Make sure vdd is actually turned off here.
5157 */
773538e8 5158 pps_lock(intel_dp);
4be73780 5159 edp_panel_vdd_off_sync(intel_dp);
773538e8 5160 pps_unlock(intel_dp);
15b1d171 5161 }
34ea3d38 5162 drm_connector_unregister(connector);
b2f246a8 5163 drm_connector_cleanup(connector);
16c25533 5164 return false;
b2f246a8 5165 }
32f9d658 5166
f684960e
CW		 5167 intel_dp_add_properties(intel_dp, connector);
5168
a4fc5ed6
KP		 5169 /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written
5170 * 0xd. Failure to do so will result in spurious interrupts being
5171 * generated on the port when a cable is not attached.
5172 */
5173 if (IS_G4X(dev) && !IS_GM45(dev)) {
5174 u32 temp = I915_READ(PEG_BAND_GAP_DATA);
5175 I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd);
5176 }
16c25533
PZ		 5177
5178 return true;
a4fc5ed6 5179}
f0fec3f2
PZ		 5180
5181void
5182intel_dp_init(struct drm_device *dev, int output_reg, enum port port)
5183{
13cf5504 5184 struct drm_i915_private *dev_priv = dev->dev_private;
f0fec3f2
PZ		 5185 struct intel_digital_port *intel_dig_port;
5186 struct intel_encoder *intel_encoder;
5187 struct drm_encoder *encoder;
5188 struct intel_connector *intel_connector;
5189
b14c5679 5190 intel_dig_port = kzalloc(sizeof(*intel_dig_port), GFP_KERNEL);
f0fec3f2
PZ		 5191 if (!intel_dig_port)
5192 return;
5193
b14c5679 5194 intel_connector = kzalloc(sizeof(*intel_connector), GFP_KERNEL);
f0fec3f2
PZ		 5195 if (!intel_connector) {
5196 kfree(intel_dig_port);
5197 return;
5198 }
5199
5200 intel_encoder = &intel_dig_port->base;
5201 encoder = &intel_encoder->base;
5202
5203 drm_encoder_init(dev, &intel_encoder->base, &intel_dp_enc_funcs,
5204 DRM_MODE_ENCODER_TMDS);
5205
5bfe2ac0 5206 intel_encoder->compute_config = intel_dp_compute_config;
00c09d70 5207 intel_encoder->disable = intel_disable_dp;
00c09d70 5208 intel_encoder->get_hw_state = intel_dp_get_hw_state;
045ac3b5 5209 intel_encoder->get_config = intel_dp_get_config;
07f9cd0b 5210 intel_encoder->suspend = intel_dp_encoder_suspend;
e4a1d846 5211 if (IS_CHERRYVIEW(dev)) {
9197c88b 5212 intel_encoder->pre_pll_enable = chv_dp_pre_pll_enable;
e4a1d846
CML		 5213 intel_encoder->pre_enable = chv_pre_enable_dp;
5214 intel_encoder->enable = vlv_enable_dp;
580d3811 5215 intel_encoder->post_disable = chv_post_disable_dp;
e4a1d846 5216 } else if (IS_VALLEYVIEW(dev)) {
ecff4f3b 5217 intel_encoder->pre_pll_enable = vlv_dp_pre_pll_enable;
ab1f90f9
JN		 5218 intel_encoder->pre_enable = vlv_pre_enable_dp;
5219 intel_encoder->enable = vlv_enable_dp;
49277c31 5220 intel_encoder->post_disable = vlv_post_disable_dp;
ab1f90f9 5221 } else {
ecff4f3b
JN		 5222 intel_encoder->pre_enable = g4x_pre_enable_dp;
5223 intel_encoder->enable = g4x_enable_dp;
08aff3fe
VS		 5224 if (INTEL_INFO(dev)->gen >= 5)
5225 intel_encoder->post_disable = ilk_post_disable_dp;
ab1f90f9 5226 }
f0fec3f2 5227
174edf1f 5228 intel_dig_port->port = port;
f0fec3f2
PZ		 5229 intel_dig_port->dp.output_reg = output_reg;
5230
00c09d70 5231 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
882ec384
VS		 5232 if (IS_CHERRYVIEW(dev)) {
5233 if (port == PORT_D)
5234 intel_encoder->crtc_mask = 1 << 2;
5235 else
5236 intel_encoder->crtc_mask = (1 << 0) | (1 << 1);
5237 } else {
5238 intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
5239 }
bc079e8b 5240 intel_encoder->cloneable = 0;
f0fec3f2
PZ		 5241 intel_encoder->hot_plug = intel_dp_hot_plug;
5242
13cf5504
DA		 5243 intel_dig_port->hpd_pulse = intel_dp_hpd_pulse;
5244 dev_priv->hpd_irq_port[port] = intel_dig_port;
5245
15b1d171
PZ		 5246 if (!intel_dp_init_connector(intel_dig_port, intel_connector)) {
5247 drm_encoder_cleanup(encoder);
5248 kfree(intel_dig_port);
b2f246a8 5249 kfree(intel_connector);
15b1d171 5250 }
f0fec3f2 5251}
0e32b39c
DA		 5252
5253void intel_dp_mst_suspend(struct drm_device *dev)
5254{
5255 struct drm_i915_private *dev_priv = dev->dev_private;
5256 int i;
5257
5258 /* disable MST */
5259 for (i = 0; i < I915_MAX_PORTS; i++) {
5260 struct intel_digital_port *intel_dig_port = dev_priv->hpd_irq_port[i];
5261 if (!intel_dig_port)
5262 continue;
5263
5264 if (intel_dig_port->base.type == INTEL_OUTPUT_DISPLAYPORT) {
5265 if (!intel_dig_port->dp.can_mst)
5266 continue;
5267 if (intel_dig_port->dp.is_mst)
5268 drm_dp_mst_topology_mgr_suspend(&intel_dig_port->dp.mst_mgr);
5269 }
5270 }
5271}
5272
5273void intel_dp_mst_resume(struct drm_device *dev)
5274{
5275 struct drm_i915_private *dev_priv = dev->dev_private;
5276 int i;
5277
5278 for (i = 0; i < I915_MAX_PORTS; i++) {
5279 struct intel_digital_port *intel_dig_port = dev_priv->hpd_irq_port[i];
5280 if (!intel_dig_port)
5281 continue;
5282 if (intel_dig_port->base.type == INTEL_OUTPUT_DISPLAYPORT) {
5283 int ret;
5284
5285 if (!intel_dig_port->dp.can_mst)
5286 continue;
5287
5288 ret = drm_dp_mst_topology_mgr_resume(&intel_dig_port->dp.mst_mgr);
5289 if (ret != 0) {
5290 intel_dp_check_mst_status(&intel_dig_port->dp);
5291 }
5292 }
5293 }
5294}
Linux kernel - Deliverables
This page took 0.810794 seconds and 5 git commands to generate.