Commit | Line | Data |
---|---|---|
7d57382e EA |
1 | /* |
2 | * Copyright 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright © 2006-2009 Intel Corporation | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Eric Anholt <eric@anholt.net> | |
26 | * Jesse Barnes <jesse.barnes@intel.com> | |
27 | */ | |
28 | ||
29 | #include <linux/i2c.h> | |
5a0e3ad6 | 30 | #include <linux/slab.h> |
7d57382e EA |
31 | #include <linux/delay.h> |
32 | #include "drmP.h" | |
33 | #include "drm.h" | |
34 | #include "drm_crtc.h" | |
aa93d632 | 35 | #include "drm_edid.h" |
7d57382e EA |
36 | #include "intel_drv.h" |
37 | #include "i915_drm.h" | |
38 | #include "i915_drv.h" | |
39 | ||
f5bbfca3 | 40 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder) |
ea5b213a | 41 | { |
4ef69c7a | 42 | return container_of(encoder, struct intel_hdmi, base.base); |
ea5b213a CW |
43 | } |
44 | ||
df0e9248 CW |
45 | static struct intel_hdmi *intel_attached_hdmi(struct drm_connector *connector) |
46 | { | |
47 | return container_of(intel_attached_encoder(connector), | |
48 | struct intel_hdmi, base); | |
49 | } | |
50 | ||
45187ace | 51 | void intel_dip_infoframe_csum(struct dip_infoframe *frame) |
3c17fe4b | 52 | { |
45187ace | 53 | uint8_t *data = (uint8_t *)frame; |
3c17fe4b DH |
54 | uint8_t sum = 0; |
55 | unsigned i; | |
56 | ||
45187ace JB |
57 | frame->checksum = 0; |
58 | frame->ecc = 0; | |
3c17fe4b | 59 | |
64a8fc01 | 60 | for (i = 0; i < frame->len + DIP_HEADER_SIZE; i++) |
3c17fe4b DH |
61 | sum += data[i]; |
62 | ||
45187ace | 63 | frame->checksum = 0x100 - sum; |
3c17fe4b DH |
64 | } |
65 | ||
bc2481f3 | 66 | static u32 g4x_infoframe_index(struct dip_infoframe *frame) |
3c17fe4b | 67 | { |
45187ace JB |
68 | switch (frame->type) { |
69 | case DIP_TYPE_AVI: | |
ed517fbb | 70 | return VIDEO_DIP_SELECT_AVI; |
45187ace | 71 | case DIP_TYPE_SPD: |
ed517fbb | 72 | return VIDEO_DIP_SELECT_SPD; |
45187ace JB |
73 | default: |
74 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
ed517fbb | 75 | return 0; |
45187ace | 76 | } |
45187ace JB |
77 | } |
78 | ||
bc2481f3 | 79 | static u32 g4x_infoframe_enable(struct dip_infoframe *frame) |
45187ace | 80 | { |
45187ace JB |
81 | switch (frame->type) { |
82 | case DIP_TYPE_AVI: | |
ed517fbb | 83 | return VIDEO_DIP_ENABLE_AVI; |
45187ace | 84 | case DIP_TYPE_SPD: |
ed517fbb | 85 | return VIDEO_DIP_ENABLE_SPD; |
fa193ff7 PZ |
86 | default: |
87 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
ed517fbb | 88 | return 0; |
fa193ff7 | 89 | } |
fa193ff7 PZ |
90 | } |
91 | ||
2da8af54 PZ |
92 | static u32 hsw_infoframe_enable(struct dip_infoframe *frame) |
93 | { | |
94 | switch (frame->type) { | |
95 | case DIP_TYPE_AVI: | |
96 | return VIDEO_DIP_ENABLE_AVI_HSW; | |
97 | case DIP_TYPE_SPD: | |
98 | return VIDEO_DIP_ENABLE_SPD_HSW; | |
99 | default: | |
100 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
101 | return 0; | |
102 | } | |
103 | } | |
104 | ||
105 | static u32 hsw_infoframe_data_reg(struct dip_infoframe *frame, enum pipe pipe) | |
106 | { | |
107 | switch (frame->type) { | |
108 | case DIP_TYPE_AVI: | |
109 | return HSW_TVIDEO_DIP_AVI_DATA(pipe); | |
110 | case DIP_TYPE_SPD: | |
111 | return HSW_TVIDEO_DIP_SPD_DATA(pipe); | |
112 | default: | |
113 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
114 | return 0; | |
115 | } | |
116 | } | |
117 | ||
a3da1df7 DV |
118 | static void g4x_write_infoframe(struct drm_encoder *encoder, |
119 | struct dip_infoframe *frame) | |
45187ace JB |
120 | { |
121 | uint32_t *data = (uint32_t *)frame; | |
3c17fe4b DH |
122 | struct drm_device *dev = encoder->dev; |
123 | struct drm_i915_private *dev_priv = dev->dev_private; | |
124 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
22509ec8 | 125 | u32 val = I915_READ(VIDEO_DIP_CTL); |
45187ace | 126 | unsigned i, len = DIP_HEADER_SIZE + frame->len; |
3c17fe4b | 127 | |
3e6e6395 | 128 | val &= ~VIDEO_DIP_PORT_MASK; |
3c17fe4b | 129 | if (intel_hdmi->sdvox_reg == SDVOB) |
22509ec8 | 130 | val |= VIDEO_DIP_PORT_B; |
3c17fe4b | 131 | else if (intel_hdmi->sdvox_reg == SDVOC) |
22509ec8 | 132 | val |= VIDEO_DIP_PORT_C; |
3c17fe4b DH |
133 | else |
134 | return; | |
135 | ||
1d4f85ac | 136 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 137 | val |= g4x_infoframe_index(frame); |
22509ec8 | 138 | |
bc2481f3 | 139 | val &= ~g4x_infoframe_enable(frame); |
22509ec8 | 140 | val |= VIDEO_DIP_ENABLE; |
45187ace | 141 | |
22509ec8 | 142 | I915_WRITE(VIDEO_DIP_CTL, val); |
3c17fe4b | 143 | |
45187ace | 144 | for (i = 0; i < len; i += 4) { |
3c17fe4b DH |
145 | I915_WRITE(VIDEO_DIP_DATA, *data); |
146 | data++; | |
147 | } | |
148 | ||
bc2481f3 | 149 | val |= g4x_infoframe_enable(frame); |
60c5ea2d | 150 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 151 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 152 | |
22509ec8 | 153 | I915_WRITE(VIDEO_DIP_CTL, val); |
3c17fe4b DH |
154 | } |
155 | ||
fdf1250a PZ |
156 | static void ibx_write_infoframe(struct drm_encoder *encoder, |
157 | struct dip_infoframe *frame) | |
158 | { | |
159 | uint32_t *data = (uint32_t *)frame; | |
160 | struct drm_device *dev = encoder->dev; | |
161 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 162 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
4e89ee17 | 163 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); |
fdf1250a PZ |
164 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
165 | unsigned i, len = DIP_HEADER_SIZE + frame->len; | |
166 | u32 val = I915_READ(reg); | |
167 | ||
4e89ee17 PZ |
168 | val &= ~VIDEO_DIP_PORT_MASK; |
169 | switch (intel_hdmi->sdvox_reg) { | |
170 | case HDMIB: | |
171 | val |= VIDEO_DIP_PORT_B; | |
172 | break; | |
173 | case HDMIC: | |
174 | val |= VIDEO_DIP_PORT_C; | |
175 | break; | |
176 | case HDMID: | |
177 | val |= VIDEO_DIP_PORT_D; | |
178 | break; | |
179 | default: | |
180 | return; | |
181 | } | |
182 | ||
fdf1250a PZ |
183 | intel_wait_for_vblank(dev, intel_crtc->pipe); |
184 | ||
185 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ | |
bc2481f3 | 186 | val |= g4x_infoframe_index(frame); |
fdf1250a | 187 | |
bc2481f3 | 188 | val &= ~g4x_infoframe_enable(frame); |
fdf1250a PZ |
189 | val |= VIDEO_DIP_ENABLE; |
190 | ||
191 | I915_WRITE(reg, val); | |
192 | ||
193 | for (i = 0; i < len; i += 4) { | |
194 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
195 | data++; | |
196 | } | |
197 | ||
bc2481f3 | 198 | val |= g4x_infoframe_enable(frame); |
fdf1250a | 199 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 200 | val |= VIDEO_DIP_FREQ_VSYNC; |
fdf1250a PZ |
201 | |
202 | I915_WRITE(reg, val); | |
203 | } | |
204 | ||
205 | static void cpt_write_infoframe(struct drm_encoder *encoder, | |
206 | struct dip_infoframe *frame) | |
b055c8f3 | 207 | { |
45187ace | 208 | uint32_t *data = (uint32_t *)frame; |
b055c8f3 JB |
209 | struct drm_device *dev = encoder->dev; |
210 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 211 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
b055c8f3 | 212 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
45187ace | 213 | unsigned i, len = DIP_HEADER_SIZE + frame->len; |
22509ec8 | 214 | u32 val = I915_READ(reg); |
b055c8f3 JB |
215 | |
216 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
217 | ||
64a8fc01 | 218 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 219 | val |= g4x_infoframe_index(frame); |
45187ace | 220 | |
ecb97851 PZ |
221 | /* The DIP control register spec says that we need to update the AVI |
222 | * infoframe without clearing its enable bit */ | |
223 | if (frame->type == DIP_TYPE_AVI) | |
224 | val |= VIDEO_DIP_ENABLE_AVI; | |
225 | else | |
bc2481f3 | 226 | val &= ~g4x_infoframe_enable(frame); |
ecb97851 | 227 | |
22509ec8 PZ |
228 | val |= VIDEO_DIP_ENABLE; |
229 | ||
230 | I915_WRITE(reg, val); | |
45187ace JB |
231 | |
232 | for (i = 0; i < len; i += 4) { | |
b055c8f3 JB |
233 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); |
234 | data++; | |
235 | } | |
236 | ||
bc2481f3 | 237 | val |= g4x_infoframe_enable(frame); |
60c5ea2d | 238 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 239 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 240 | |
22509ec8 | 241 | I915_WRITE(reg, val); |
45187ace | 242 | } |
90b107c8 SK |
243 | |
244 | static void vlv_write_infoframe(struct drm_encoder *encoder, | |
245 | struct dip_infoframe *frame) | |
246 | { | |
247 | uint32_t *data = (uint32_t *)frame; | |
248 | struct drm_device *dev = encoder->dev; | |
249 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 250 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
90b107c8 SK |
251 | int reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); |
252 | unsigned i, len = DIP_HEADER_SIZE + frame->len; | |
22509ec8 | 253 | u32 val = I915_READ(reg); |
90b107c8 SK |
254 | |
255 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
256 | ||
90b107c8 | 257 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 258 | val |= g4x_infoframe_index(frame); |
22509ec8 | 259 | |
bc2481f3 | 260 | val &= ~g4x_infoframe_enable(frame); |
22509ec8 | 261 | val |= VIDEO_DIP_ENABLE; |
90b107c8 | 262 | |
22509ec8 | 263 | I915_WRITE(reg, val); |
90b107c8 SK |
264 | |
265 | for (i = 0; i < len; i += 4) { | |
266 | I915_WRITE(VLV_TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
267 | data++; | |
268 | } | |
269 | ||
bc2481f3 | 270 | val |= g4x_infoframe_enable(frame); |
60c5ea2d | 271 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 272 | val |= VIDEO_DIP_FREQ_VSYNC; |
90b107c8 | 273 | |
22509ec8 | 274 | I915_WRITE(reg, val); |
90b107c8 SK |
275 | } |
276 | ||
8c5f5f7c | 277 | static void hsw_write_infoframe(struct drm_encoder *encoder, |
ed517fbb | 278 | struct dip_infoframe *frame) |
8c5f5f7c | 279 | { |
2da8af54 PZ |
280 | uint32_t *data = (uint32_t *)frame; |
281 | struct drm_device *dev = encoder->dev; | |
282 | struct drm_i915_private *dev_priv = dev->dev_private; | |
283 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
284 | u32 ctl_reg = HSW_TVIDEO_DIP_CTL(intel_crtc->pipe); | |
285 | u32 data_reg = hsw_infoframe_data_reg(frame, intel_crtc->pipe); | |
286 | unsigned int i, len = DIP_HEADER_SIZE + frame->len; | |
287 | u32 val = I915_READ(ctl_reg); | |
8c5f5f7c | 288 | |
2da8af54 PZ |
289 | if (data_reg == 0) |
290 | return; | |
291 | ||
292 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
293 | ||
294 | val &= ~hsw_infoframe_enable(frame); | |
295 | I915_WRITE(ctl_reg, val); | |
296 | ||
297 | for (i = 0; i < len; i += 4) { | |
298 | I915_WRITE(data_reg + i, *data); | |
299 | data++; | |
300 | } | |
8c5f5f7c | 301 | |
2da8af54 PZ |
302 | val |= hsw_infoframe_enable(frame); |
303 | I915_WRITE(ctl_reg, val); | |
8c5f5f7c ED |
304 | } |
305 | ||
45187ace JB |
306 | static void intel_set_infoframe(struct drm_encoder *encoder, |
307 | struct dip_infoframe *frame) | |
308 | { | |
309 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
310 | ||
311 | if (!intel_hdmi->has_hdmi_sink) | |
312 | return; | |
313 | ||
314 | intel_dip_infoframe_csum(frame); | |
315 | intel_hdmi->write_infoframe(encoder, frame); | |
316 | } | |
317 | ||
f5bbfca3 | 318 | void intel_hdmi_set_avi_infoframe(struct drm_encoder *encoder, |
c846b619 | 319 | struct drm_display_mode *adjusted_mode) |
45187ace JB |
320 | { |
321 | struct dip_infoframe avi_if = { | |
322 | .type = DIP_TYPE_AVI, | |
323 | .ver = DIP_VERSION_AVI, | |
324 | .len = DIP_LEN_AVI, | |
325 | }; | |
326 | ||
c846b619 PZ |
327 | if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK) |
328 | avi_if.body.avi.YQ_CN_PR |= DIP_AVI_PR_2; | |
329 | ||
45187ace | 330 | intel_set_infoframe(encoder, &avi_if); |
b055c8f3 JB |
331 | } |
332 | ||
f5bbfca3 | 333 | void intel_hdmi_set_spd_infoframe(struct drm_encoder *encoder) |
c0864cb3 JB |
334 | { |
335 | struct dip_infoframe spd_if; | |
336 | ||
337 | memset(&spd_if, 0, sizeof(spd_if)); | |
338 | spd_if.type = DIP_TYPE_SPD; | |
339 | spd_if.ver = DIP_VERSION_SPD; | |
340 | spd_if.len = DIP_LEN_SPD; | |
341 | strcpy(spd_if.body.spd.vn, "Intel"); | |
342 | strcpy(spd_if.body.spd.pd, "Integrated gfx"); | |
343 | spd_if.body.spd.sdi = DIP_SPD_PC; | |
344 | ||
345 | intel_set_infoframe(encoder, &spd_if); | |
346 | } | |
347 | ||
7d57382e EA |
348 | static void intel_hdmi_mode_set(struct drm_encoder *encoder, |
349 | struct drm_display_mode *mode, | |
350 | struct drm_display_mode *adjusted_mode) | |
351 | { | |
352 | struct drm_device *dev = encoder->dev; | |
353 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 354 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
ea5b213a | 355 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); |
7d57382e EA |
356 | u32 sdvox; |
357 | ||
b599c0bc | 358 | sdvox = SDVO_ENCODING_HDMI | SDVO_BORDER_ENABLE; |
5d4fac97 JB |
359 | if (!HAS_PCH_SPLIT(dev)) |
360 | sdvox |= intel_hdmi->color_range; | |
b599c0bc AJ |
361 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
362 | sdvox |= SDVO_VSYNC_ACTIVE_HIGH; | |
363 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) | |
364 | sdvox |= SDVO_HSYNC_ACTIVE_HIGH; | |
7d57382e | 365 | |
020f6704 JB |
366 | if (intel_crtc->bpp > 24) |
367 | sdvox |= COLOR_FORMAT_12bpc; | |
368 | else | |
369 | sdvox |= COLOR_FORMAT_8bpc; | |
370 | ||
2e3d6006 ZW |
371 | /* Required on CPT */ |
372 | if (intel_hdmi->has_hdmi_sink && HAS_PCH_CPT(dev)) | |
373 | sdvox |= HDMI_MODE_SELECT; | |
374 | ||
3c17fe4b | 375 | if (intel_hdmi->has_audio) { |
e0dac65e WF |
376 | DRM_DEBUG_DRIVER("Enabling HDMI audio on pipe %c\n", |
377 | pipe_name(intel_crtc->pipe)); | |
7d57382e | 378 | sdvox |= SDVO_AUDIO_ENABLE; |
3c17fe4b | 379 | sdvox |= SDVO_NULL_PACKETS_DURING_VSYNC; |
e0dac65e | 380 | intel_write_eld(encoder, adjusted_mode); |
3c17fe4b | 381 | } |
7d57382e | 382 | |
75770564 JB |
383 | if (HAS_PCH_CPT(dev)) |
384 | sdvox |= PORT_TRANS_SEL_CPT(intel_crtc->pipe); | |
385 | else if (intel_crtc->pipe == 1) | |
386 | sdvox |= SDVO_PIPE_B_SELECT; | |
7d57382e | 387 | |
ea5b213a CW |
388 | I915_WRITE(intel_hdmi->sdvox_reg, sdvox); |
389 | POSTING_READ(intel_hdmi->sdvox_reg); | |
3c17fe4b | 390 | |
c846b619 | 391 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
c0864cb3 | 392 | intel_hdmi_set_spd_infoframe(encoder); |
7d57382e EA |
393 | } |
394 | ||
395 | static void intel_hdmi_dpms(struct drm_encoder *encoder, int mode) | |
396 | { | |
397 | struct drm_device *dev = encoder->dev; | |
398 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ea5b213a | 399 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); |
7d57382e | 400 | u32 temp; |
2deed761 WF |
401 | u32 enable_bits = SDVO_ENABLE; |
402 | ||
403 | if (intel_hdmi->has_audio) | |
404 | enable_bits |= SDVO_AUDIO_ENABLE; | |
7d57382e | 405 | |
ea5b213a | 406 | temp = I915_READ(intel_hdmi->sdvox_reg); |
d8a2d0e0 ZW |
407 | |
408 | /* HW workaround, need to toggle enable bit off and on for 12bpc, but | |
409 | * we do this anyway which shows more stable in testing. | |
410 | */ | |
c619eed4 | 411 | if (HAS_PCH_SPLIT(dev)) { |
ea5b213a CW |
412 | I915_WRITE(intel_hdmi->sdvox_reg, temp & ~SDVO_ENABLE); |
413 | POSTING_READ(intel_hdmi->sdvox_reg); | |
d8a2d0e0 ZW |
414 | } |
415 | ||
416 | if (mode != DRM_MODE_DPMS_ON) { | |
2deed761 | 417 | temp &= ~enable_bits; |
7d57382e | 418 | } else { |
2deed761 | 419 | temp |= enable_bits; |
7d57382e | 420 | } |
d8a2d0e0 | 421 | |
ea5b213a CW |
422 | I915_WRITE(intel_hdmi->sdvox_reg, temp); |
423 | POSTING_READ(intel_hdmi->sdvox_reg); | |
d8a2d0e0 ZW |
424 | |
425 | /* HW workaround, need to write this twice for issue that may result | |
426 | * in first write getting masked. | |
427 | */ | |
c619eed4 | 428 | if (HAS_PCH_SPLIT(dev)) { |
ea5b213a CW |
429 | I915_WRITE(intel_hdmi->sdvox_reg, temp); |
430 | POSTING_READ(intel_hdmi->sdvox_reg); | |
d8a2d0e0 | 431 | } |
7d57382e EA |
432 | } |
433 | ||
7d57382e EA |
434 | static int intel_hdmi_mode_valid(struct drm_connector *connector, |
435 | struct drm_display_mode *mode) | |
436 | { | |
437 | if (mode->clock > 165000) | |
438 | return MODE_CLOCK_HIGH; | |
439 | if (mode->clock < 20000) | |
5cbba41d | 440 | return MODE_CLOCK_LOW; |
7d57382e EA |
441 | |
442 | if (mode->flags & DRM_MODE_FLAG_DBLSCAN) | |
443 | return MODE_NO_DBLESCAN; | |
444 | ||
445 | return MODE_OK; | |
446 | } | |
447 | ||
448 | static bool intel_hdmi_mode_fixup(struct drm_encoder *encoder, | |
449 | struct drm_display_mode *mode, | |
450 | struct drm_display_mode *adjusted_mode) | |
451 | { | |
452 | return true; | |
453 | } | |
454 | ||
8ec22b21 CW |
455 | static bool g4x_hdmi_connected(struct intel_hdmi *intel_hdmi) |
456 | { | |
457 | struct drm_device *dev = intel_hdmi->base.base.dev; | |
458 | struct drm_i915_private *dev_priv = dev->dev_private; | |
459 | uint32_t bit; | |
460 | ||
461 | switch (intel_hdmi->sdvox_reg) { | |
eeafaaca | 462 | case SDVOB: |
8ec22b21 CW |
463 | bit = HDMIB_HOTPLUG_LIVE_STATUS; |
464 | break; | |
eeafaaca | 465 | case SDVOC: |
8ec22b21 CW |
466 | bit = HDMIC_HOTPLUG_LIVE_STATUS; |
467 | break; | |
8ec22b21 CW |
468 | default: |
469 | bit = 0; | |
470 | break; | |
471 | } | |
472 | ||
473 | return I915_READ(PORT_HOTPLUG_STAT) & bit; | |
474 | } | |
475 | ||
aa93d632 | 476 | static enum drm_connector_status |
930a9e28 | 477 | intel_hdmi_detect(struct drm_connector *connector, bool force) |
9dff6af8 | 478 | { |
df0e9248 | 479 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
f899fc64 CW |
480 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
481 | struct edid *edid; | |
aa93d632 | 482 | enum drm_connector_status status = connector_status_disconnected; |
9dff6af8 | 483 | |
8ec22b21 CW |
484 | if (IS_G4X(connector->dev) && !g4x_hdmi_connected(intel_hdmi)) |
485 | return status; | |
486 | ||
ea5b213a | 487 | intel_hdmi->has_hdmi_sink = false; |
2e3d6006 | 488 | intel_hdmi->has_audio = false; |
f899fc64 | 489 | edid = drm_get_edid(connector, |
3bd7d909 DK |
490 | intel_gmbus_get_adapter(dev_priv, |
491 | intel_hdmi->ddc_bus)); | |
2ded9e27 | 492 | |
aa93d632 | 493 | if (edid) { |
be9f1c4f | 494 | if (edid->input & DRM_EDID_INPUT_DIGITAL) { |
aa93d632 | 495 | status = connector_status_connected; |
b1d7e4b4 WF |
496 | if (intel_hdmi->force_audio != HDMI_AUDIO_OFF_DVI) |
497 | intel_hdmi->has_hdmi_sink = | |
498 | drm_detect_hdmi_monitor(edid); | |
2e3d6006 | 499 | intel_hdmi->has_audio = drm_detect_monitor_audio(edid); |
aa93d632 | 500 | } |
674e2d08 | 501 | connector->display_info.raw_edid = NULL; |
aa93d632 | 502 | kfree(edid); |
9dff6af8 | 503 | } |
30ad48b7 | 504 | |
55b7d6e8 | 505 | if (status == connector_status_connected) { |
b1d7e4b4 WF |
506 | if (intel_hdmi->force_audio != HDMI_AUDIO_AUTO) |
507 | intel_hdmi->has_audio = | |
508 | (intel_hdmi->force_audio == HDMI_AUDIO_ON); | |
55b7d6e8 CW |
509 | } |
510 | ||
2ded9e27 | 511 | return status; |
7d57382e EA |
512 | } |
513 | ||
514 | static int intel_hdmi_get_modes(struct drm_connector *connector) | |
515 | { | |
df0e9248 | 516 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
f899fc64 | 517 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
7d57382e EA |
518 | |
519 | /* We should parse the EDID data and find out if it's an HDMI sink so | |
520 | * we can send audio to it. | |
521 | */ | |
522 | ||
f899fc64 | 523 | return intel_ddc_get_modes(connector, |
3bd7d909 DK |
524 | intel_gmbus_get_adapter(dev_priv, |
525 | intel_hdmi->ddc_bus)); | |
7d57382e EA |
526 | } |
527 | ||
1aad7ac0 CW |
528 | static bool |
529 | intel_hdmi_detect_audio(struct drm_connector *connector) | |
530 | { | |
531 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
532 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
533 | struct edid *edid; | |
534 | bool has_audio = false; | |
535 | ||
536 | edid = drm_get_edid(connector, | |
3bd7d909 DK |
537 | intel_gmbus_get_adapter(dev_priv, |
538 | intel_hdmi->ddc_bus)); | |
1aad7ac0 CW |
539 | if (edid) { |
540 | if (edid->input & DRM_EDID_INPUT_DIGITAL) | |
541 | has_audio = drm_detect_monitor_audio(edid); | |
542 | ||
543 | connector->display_info.raw_edid = NULL; | |
544 | kfree(edid); | |
545 | } | |
546 | ||
547 | return has_audio; | |
548 | } | |
549 | ||
55b7d6e8 CW |
550 | static int |
551 | intel_hdmi_set_property(struct drm_connector *connector, | |
ed517fbb PZ |
552 | struct drm_property *property, |
553 | uint64_t val) | |
55b7d6e8 CW |
554 | { |
555 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
e953fd7b | 556 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
55b7d6e8 CW |
557 | int ret; |
558 | ||
559 | ret = drm_connector_property_set_value(connector, property, val); | |
560 | if (ret) | |
561 | return ret; | |
562 | ||
3f43c48d | 563 | if (property == dev_priv->force_audio_property) { |
b1d7e4b4 | 564 | enum hdmi_force_audio i = val; |
1aad7ac0 CW |
565 | bool has_audio; |
566 | ||
567 | if (i == intel_hdmi->force_audio) | |
55b7d6e8 CW |
568 | return 0; |
569 | ||
1aad7ac0 | 570 | intel_hdmi->force_audio = i; |
55b7d6e8 | 571 | |
b1d7e4b4 | 572 | if (i == HDMI_AUDIO_AUTO) |
1aad7ac0 CW |
573 | has_audio = intel_hdmi_detect_audio(connector); |
574 | else | |
b1d7e4b4 | 575 | has_audio = (i == HDMI_AUDIO_ON); |
1aad7ac0 | 576 | |
b1d7e4b4 WF |
577 | if (i == HDMI_AUDIO_OFF_DVI) |
578 | intel_hdmi->has_hdmi_sink = 0; | |
55b7d6e8 | 579 | |
1aad7ac0 | 580 | intel_hdmi->has_audio = has_audio; |
55b7d6e8 CW |
581 | goto done; |
582 | } | |
583 | ||
e953fd7b CW |
584 | if (property == dev_priv->broadcast_rgb_property) { |
585 | if (val == !!intel_hdmi->color_range) | |
586 | return 0; | |
587 | ||
588 | intel_hdmi->color_range = val ? SDVO_COLOR_RANGE_16_235 : 0; | |
589 | goto done; | |
590 | } | |
591 | ||
55b7d6e8 CW |
592 | return -EINVAL; |
593 | ||
594 | done: | |
595 | if (intel_hdmi->base.base.crtc) { | |
596 | struct drm_crtc *crtc = intel_hdmi->base.base.crtc; | |
597 | drm_crtc_helper_set_mode(crtc, &crtc->mode, | |
598 | crtc->x, crtc->y, | |
599 | crtc->fb); | |
600 | } | |
601 | ||
602 | return 0; | |
603 | } | |
604 | ||
7d57382e EA |
605 | static void intel_hdmi_destroy(struct drm_connector *connector) |
606 | { | |
7d57382e EA |
607 | drm_sysfs_connector_remove(connector); |
608 | drm_connector_cleanup(connector); | |
674e2d08 | 609 | kfree(connector); |
7d57382e EA |
610 | } |
611 | ||
72662e10 ED |
612 | static const struct drm_encoder_helper_funcs intel_hdmi_helper_funcs_hsw = { |
613 | .dpms = intel_ddi_dpms, | |
614 | .mode_fixup = intel_hdmi_mode_fixup, | |
615 | .prepare = intel_encoder_prepare, | |
616 | .mode_set = intel_ddi_mode_set, | |
617 | .commit = intel_encoder_commit, | |
618 | }; | |
619 | ||
7d57382e EA |
620 | static const struct drm_encoder_helper_funcs intel_hdmi_helper_funcs = { |
621 | .dpms = intel_hdmi_dpms, | |
622 | .mode_fixup = intel_hdmi_mode_fixup, | |
623 | .prepare = intel_encoder_prepare, | |
624 | .mode_set = intel_hdmi_mode_set, | |
625 | .commit = intel_encoder_commit, | |
626 | }; | |
627 | ||
628 | static const struct drm_connector_funcs intel_hdmi_connector_funcs = { | |
c9fb15f6 | 629 | .dpms = drm_helper_connector_dpms, |
7d57382e EA |
630 | .detect = intel_hdmi_detect, |
631 | .fill_modes = drm_helper_probe_single_connector_modes, | |
55b7d6e8 | 632 | .set_property = intel_hdmi_set_property, |
7d57382e EA |
633 | .destroy = intel_hdmi_destroy, |
634 | }; | |
635 | ||
636 | static const struct drm_connector_helper_funcs intel_hdmi_connector_helper_funcs = { | |
637 | .get_modes = intel_hdmi_get_modes, | |
638 | .mode_valid = intel_hdmi_mode_valid, | |
df0e9248 | 639 | .best_encoder = intel_best_encoder, |
7d57382e EA |
640 | }; |
641 | ||
7d57382e | 642 | static const struct drm_encoder_funcs intel_hdmi_enc_funcs = { |
ea5b213a | 643 | .destroy = intel_encoder_destroy, |
7d57382e EA |
644 | }; |
645 | ||
55b7d6e8 CW |
646 | static void |
647 | intel_hdmi_add_properties(struct intel_hdmi *intel_hdmi, struct drm_connector *connector) | |
648 | { | |
3f43c48d | 649 | intel_attach_force_audio_property(connector); |
e953fd7b | 650 | intel_attach_broadcast_rgb_property(connector); |
55b7d6e8 CW |
651 | } |
652 | ||
7d57382e EA |
653 | void intel_hdmi_init(struct drm_device *dev, int sdvox_reg) |
654 | { | |
655 | struct drm_i915_private *dev_priv = dev->dev_private; | |
656 | struct drm_connector *connector; | |
21d40d37 | 657 | struct intel_encoder *intel_encoder; |
674e2d08 | 658 | struct intel_connector *intel_connector; |
ea5b213a | 659 | struct intel_hdmi *intel_hdmi; |
64a8fc01 | 660 | int i; |
7d57382e | 661 | |
ea5b213a CW |
662 | intel_hdmi = kzalloc(sizeof(struct intel_hdmi), GFP_KERNEL); |
663 | if (!intel_hdmi) | |
7d57382e | 664 | return; |
674e2d08 ZW |
665 | |
666 | intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL); | |
667 | if (!intel_connector) { | |
ea5b213a | 668 | kfree(intel_hdmi); |
674e2d08 ZW |
669 | return; |
670 | } | |
671 | ||
ea5b213a | 672 | intel_encoder = &intel_hdmi->base; |
373a3cf7 CW |
673 | drm_encoder_init(dev, &intel_encoder->base, &intel_hdmi_enc_funcs, |
674 | DRM_MODE_ENCODER_TMDS); | |
675 | ||
674e2d08 | 676 | connector = &intel_connector->base; |
7d57382e | 677 | drm_connector_init(dev, connector, &intel_hdmi_connector_funcs, |
8d91104a | 678 | DRM_MODE_CONNECTOR_HDMIA); |
7d57382e EA |
679 | drm_connector_helper_add(connector, &intel_hdmi_connector_helper_funcs); |
680 | ||
21d40d37 | 681 | intel_encoder->type = INTEL_OUTPUT_HDMI; |
7d57382e | 682 | |
eb1f8e4f | 683 | connector->polled = DRM_CONNECTOR_POLL_HPD; |
c3febcc4 | 684 | connector->interlace_allowed = 1; |
7d57382e | 685 | connector->doublescan_allowed = 0; |
27f8227b | 686 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); |
7d57382e EA |
687 | |
688 | /* Set up the DDC bus. */ | |
f8aed700 | 689 | if (sdvox_reg == SDVOB) { |
21d40d37 | 690 | intel_encoder->clone_mask = (1 << INTEL_HDMIB_CLONE_BIT); |
f899fc64 | 691 | intel_hdmi->ddc_bus = GMBUS_PORT_DPB; |
b01f2c3a | 692 | dev_priv->hotplug_supported_mask |= HDMIB_HOTPLUG_INT_STATUS; |
f8aed700 | 693 | } else if (sdvox_reg == SDVOC) { |
21d40d37 | 694 | intel_encoder->clone_mask = (1 << INTEL_HDMIC_CLONE_BIT); |
f899fc64 | 695 | intel_hdmi->ddc_bus = GMBUS_PORT_DPC; |
b01f2c3a | 696 | dev_priv->hotplug_supported_mask |= HDMIC_HOTPLUG_INT_STATUS; |
f8aed700 | 697 | } else if (sdvox_reg == HDMIB) { |
21d40d37 | 698 | intel_encoder->clone_mask = (1 << INTEL_HDMID_CLONE_BIT); |
f899fc64 | 699 | intel_hdmi->ddc_bus = GMBUS_PORT_DPB; |
b01f2c3a | 700 | dev_priv->hotplug_supported_mask |= HDMIB_HOTPLUG_INT_STATUS; |
f8aed700 | 701 | } else if (sdvox_reg == HDMIC) { |
21d40d37 | 702 | intel_encoder->clone_mask = (1 << INTEL_HDMIE_CLONE_BIT); |
f899fc64 | 703 | intel_hdmi->ddc_bus = GMBUS_PORT_DPC; |
b01f2c3a | 704 | dev_priv->hotplug_supported_mask |= HDMIC_HOTPLUG_INT_STATUS; |
f8aed700 | 705 | } else if (sdvox_reg == HDMID) { |
21d40d37 | 706 | intel_encoder->clone_mask = (1 << INTEL_HDMIF_CLONE_BIT); |
f899fc64 | 707 | intel_hdmi->ddc_bus = GMBUS_PORT_DPD; |
b01f2c3a | 708 | dev_priv->hotplug_supported_mask |= HDMID_HOTPLUG_INT_STATUS; |
7ceae0a5 ED |
709 | } else if (sdvox_reg == DDI_BUF_CTL(PORT_B)) { |
710 | DRM_DEBUG_DRIVER("LPT: detected output on DDI B\n"); | |
711 | intel_encoder->clone_mask = (1 << INTEL_HDMIB_CLONE_BIT); | |
712 | intel_hdmi->ddc_bus = GMBUS_PORT_DPB; | |
713 | intel_hdmi->ddi_port = PORT_B; | |
714 | dev_priv->hotplug_supported_mask |= HDMIB_HOTPLUG_INT_STATUS; | |
715 | } else if (sdvox_reg == DDI_BUF_CTL(PORT_C)) { | |
716 | DRM_DEBUG_DRIVER("LPT: detected output on DDI C\n"); | |
717 | intel_encoder->clone_mask = (1 << INTEL_HDMIC_CLONE_BIT); | |
718 | intel_hdmi->ddc_bus = GMBUS_PORT_DPC; | |
719 | intel_hdmi->ddi_port = PORT_C; | |
720 | dev_priv->hotplug_supported_mask |= HDMIC_HOTPLUG_INT_STATUS; | |
721 | } else if (sdvox_reg == DDI_BUF_CTL(PORT_D)) { | |
722 | DRM_DEBUG_DRIVER("LPT: detected output on DDI D\n"); | |
723 | intel_encoder->clone_mask = (1 << INTEL_HDMID_CLONE_BIT); | |
724 | intel_hdmi->ddc_bus = GMBUS_PORT_DPD; | |
725 | intel_hdmi->ddi_port = PORT_D; | |
726 | dev_priv->hotplug_supported_mask |= HDMID_HOTPLUG_INT_STATUS; | |
6e4c1677 ED |
727 | } else { |
728 | /* If we got an unknown sdvox_reg, things are pretty much broken | |
729 | * in a way that we should let the kernel know about it */ | |
730 | BUG(); | |
f8aed700 | 731 | } |
7d57382e | 732 | |
ea5b213a | 733 | intel_hdmi->sdvox_reg = sdvox_reg; |
7d57382e | 734 | |
64a8fc01 | 735 | if (!HAS_PCH_SPLIT(dev)) { |
a3da1df7 | 736 | intel_hdmi->write_infoframe = g4x_write_infoframe; |
64a8fc01 | 737 | I915_WRITE(VIDEO_DIP_CTL, 0); |
90b107c8 SK |
738 | } else if (IS_VALLEYVIEW(dev)) { |
739 | intel_hdmi->write_infoframe = vlv_write_infoframe; | |
740 | for_each_pipe(i) | |
741 | I915_WRITE(VLV_TVIDEO_DIP_CTL(i), 0); | |
8c5f5f7c ED |
742 | } else if (IS_HASWELL(dev)) { |
743 | /* FIXME: Haswell has a new set of DIP frame registers, but we are | |
744 | * just doing the minimal required for HDMI to work at this stage. | |
745 | */ | |
746 | intel_hdmi->write_infoframe = hsw_write_infoframe; | |
747 | for_each_pipe(i) | |
748 | I915_WRITE(HSW_TVIDEO_DIP_CTL(i), 0); | |
fdf1250a PZ |
749 | } else if (HAS_PCH_IBX(dev)) { |
750 | intel_hdmi->write_infoframe = ibx_write_infoframe; | |
751 | for_each_pipe(i) | |
752 | I915_WRITE(TVIDEO_DIP_CTL(i), 0); | |
753 | } else { | |
754 | intel_hdmi->write_infoframe = cpt_write_infoframe; | |
64a8fc01 JB |
755 | for_each_pipe(i) |
756 | I915_WRITE(TVIDEO_DIP_CTL(i), 0); | |
757 | } | |
45187ace | 758 | |
72662e10 ED |
759 | if (IS_HASWELL(dev)) |
760 | drm_encoder_helper_add(&intel_encoder->base, &intel_hdmi_helper_funcs_hsw); | |
761 | else | |
762 | drm_encoder_helper_add(&intel_encoder->base, &intel_hdmi_helper_funcs); | |
7d57382e | 763 | |
55b7d6e8 CW |
764 | intel_hdmi_add_properties(intel_hdmi, connector); |
765 | ||
df0e9248 | 766 | intel_connector_attach_encoder(intel_connector, intel_encoder); |
7d57382e EA |
767 | drm_sysfs_connector_add(connector); |
768 | ||
769 | /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written | |
770 | * 0xd. Failure to do so will result in spurious interrupts being | |
771 | * generated on the port when a cable is not attached. | |
772 | */ | |
773 | if (IS_G4X(dev) && !IS_GM45(dev)) { | |
774 | u32 temp = I915_READ(PEG_BAND_GAP_DATA); | |
775 | I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd); | |
776 | } | |
7d57382e | 777 | } |