Merge branches 'acpi-soc', 'acpi-misc', 'acpi-pci' and 'device-properties'
[deliverable/linux.git] / drivers / gpu / drm / i915 / intel_i2c.c
CommitLineData
79e53945
JB
1/*
2 * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
f899fc64 3 * Copyright © 2006-2008,2010 Intel Corporation
79e53945
JB
4 * Jesse Barnes <jesse.barnes@intel.com>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE.
24 *
25 * Authors:
26 * Eric Anholt <eric@anholt.net>
f899fc64 27 * Chris Wilson <chris@chris-wilson.co.uk>
79e53945
JB
28 */
29#include <linux/i2c.h>
79e53945 30#include <linux/i2c-algo-bit.h>
2d1a8a48 31#include <linux/export.h>
760285e7 32#include <drm/drmP.h>
79e53945 33#include "intel_drv.h"
760285e7 34#include <drm/i915_drm.h>
79e53945
JB
35#include "i915_drv.h"
36
5ea6e5e3 37struct gmbus_pin {
2ed06c93 38 const char *name;
f0f59a00 39 i915_reg_t reg;
2ed06c93
DK
40};
41
5ea6e5e3
JN
42/* Map gmbus pin pairs to names and registers. */
43static const struct gmbus_pin gmbus_pins[] = {
44 [GMBUS_PIN_SSC] = { "ssc", GPIOB },
45 [GMBUS_PIN_VGADDC] = { "vga", GPIOA },
46 [GMBUS_PIN_PANEL] = { "panel", GPIOC },
47 [GMBUS_PIN_DPC] = { "dpc", GPIOD },
48 [GMBUS_PIN_DPB] = { "dpb", GPIOE },
49 [GMBUS_PIN_DPD] = { "dpd", GPIOF },
2ed06c93
DK
50};
51
c1bad5b6
JN
52static const struct gmbus_pin gmbus_pins_bdw[] = {
53 [GMBUS_PIN_VGADDC] = { "vga", GPIOA },
54 [GMBUS_PIN_DPC] = { "dpc", GPIOD },
55 [GMBUS_PIN_DPB] = { "dpb", GPIOE },
56 [GMBUS_PIN_DPD] = { "dpd", GPIOF },
57};
58
6364e67e
JN
59static const struct gmbus_pin gmbus_pins_skl[] = {
60 [GMBUS_PIN_DPC] = { "dpc", GPIOD },
61 [GMBUS_PIN_DPB] = { "dpb", GPIOE },
62 [GMBUS_PIN_DPD] = { "dpd", GPIOF },
63};
64
4c272834 65static const struct gmbus_pin gmbus_pins_bxt[] = {
b2e8c6cd
VS
66 [GMBUS_PIN_1_BXT] = { "dpb", GPIOB },
67 [GMBUS_PIN_2_BXT] = { "dpc", GPIOC },
68 [GMBUS_PIN_3_BXT] = { "misc", GPIOD },
4c272834
JN
69};
70
71/* pin is expected to be valid */
72static const struct gmbus_pin *get_gmbus_pin(struct drm_i915_private *dev_priv,
73 unsigned int pin)
74{
75 if (IS_BROXTON(dev_priv))
76 return &gmbus_pins_bxt[pin];
ef11bdb3 77 else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv))
6364e67e 78 return &gmbus_pins_skl[pin];
c1bad5b6
JN
79 else if (IS_BROADWELL(dev_priv))
80 return &gmbus_pins_bdw[pin];
4c272834
JN
81 else
82 return &gmbus_pins[pin];
83}
84
88ac7939
JN
85bool intel_gmbus_is_valid_pin(struct drm_i915_private *dev_priv,
86 unsigned int pin)
87{
4c272834
JN
88 unsigned int size;
89
90 if (IS_BROXTON(dev_priv))
91 size = ARRAY_SIZE(gmbus_pins_bxt);
ef11bdb3 92 else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv))
6364e67e 93 size = ARRAY_SIZE(gmbus_pins_skl);
c1bad5b6
JN
94 else if (IS_BROADWELL(dev_priv))
95 size = ARRAY_SIZE(gmbus_pins_bdw);
4c272834
JN
96 else
97 size = ARRAY_SIZE(gmbus_pins);
98
f0f59a00
VS
99 return pin < size &&
100 i915_mmio_reg_valid(get_gmbus_pin(dev_priv, pin)->reg);
88ac7939
JN
101}
102
f899fc64
CW
103/* Intel GPIO access functions */
104
1849ecb2 105#define I2C_RISEFALL_TIME 10
f899fc64 106
e957d772
CW
107static inline struct intel_gmbus *
108to_intel_gmbus(struct i2c_adapter *i2c)
109{
110 return container_of(i2c, struct intel_gmbus, adapter);
111}
112
f899fc64
CW
113void
114intel_i2c_reset(struct drm_device *dev)
0ba0e9e1
SL
115{
116 struct drm_i915_private *dev_priv = dev->dev_private;
24eb2d59 117
699fc401
VS
118 I915_WRITE(GMBUS0, 0);
119 I915_WRITE(GMBUS4, 0);
f899fc64
CW
120}
121
122static void intel_i2c_quirk_set(struct drm_i915_private *dev_priv, bool enable)
123{
b222f267 124 u32 val;
0ba0e9e1
SL
125
126 /* When using bit bashing for I2C, this bit needs to be set to 1 */
f899fc64 127 if (!IS_PINEVIEW(dev_priv->dev))
0ba0e9e1 128 return;
b222f267
CW
129
130 val = I915_READ(DSPCLK_GATE_D);
0ba0e9e1 131 if (enable)
b222f267 132 val |= DPCUNIT_CLOCK_GATE_DISABLE;
0ba0e9e1 133 else
b222f267
CW
134 val &= ~DPCUNIT_CLOCK_GATE_DISABLE;
135 I915_WRITE(DSPCLK_GATE_D, val);
0ba0e9e1
SL
136}
137
36c785f0 138static u32 get_reserved(struct intel_gmbus *bus)
e957d772 139{
36c785f0 140 struct drm_i915_private *dev_priv = bus->dev_priv;
e957d772
CW
141 struct drm_device *dev = dev_priv->dev;
142 u32 reserved = 0;
143
144 /* On most chips, these bits must be preserved in software. */
145 if (!IS_I830(dev) && !IS_845G(dev))
36c785f0 146 reserved = I915_READ_NOTRACE(bus->gpio_reg) &
db5e4172
YL
147 (GPIO_DATA_PULLUP_DISABLE |
148 GPIO_CLOCK_PULLUP_DISABLE);
e957d772
CW
149
150 return reserved;
151}
152
79e53945
JB
153static int get_clock(void *data)
154{
36c785f0
DV
155 struct intel_gmbus *bus = data;
156 struct drm_i915_private *dev_priv = bus->dev_priv;
157 u32 reserved = get_reserved(bus);
158 I915_WRITE_NOTRACE(bus->gpio_reg, reserved | GPIO_CLOCK_DIR_MASK);
159 I915_WRITE_NOTRACE(bus->gpio_reg, reserved);
160 return (I915_READ_NOTRACE(bus->gpio_reg) & GPIO_CLOCK_VAL_IN) != 0;
79e53945
JB
161}
162
163static int get_data(void *data)
164{
36c785f0
DV
165 struct intel_gmbus *bus = data;
166 struct drm_i915_private *dev_priv = bus->dev_priv;
167 u32 reserved = get_reserved(bus);
168 I915_WRITE_NOTRACE(bus->gpio_reg, reserved | GPIO_DATA_DIR_MASK);
169 I915_WRITE_NOTRACE(bus->gpio_reg, reserved);
170 return (I915_READ_NOTRACE(bus->gpio_reg) & GPIO_DATA_VAL_IN) != 0;
79e53945
JB
171}
172
173static void set_clock(void *data, int state_high)
174{
36c785f0
DV
175 struct intel_gmbus *bus = data;
176 struct drm_i915_private *dev_priv = bus->dev_priv;
177 u32 reserved = get_reserved(bus);
e957d772 178 u32 clock_bits;
79e53945
JB
179
180 if (state_high)
181 clock_bits = GPIO_CLOCK_DIR_IN | GPIO_CLOCK_DIR_MASK;
182 else
183 clock_bits = GPIO_CLOCK_DIR_OUT | GPIO_CLOCK_DIR_MASK |
184 GPIO_CLOCK_VAL_MASK;
f899fc64 185
36c785f0
DV
186 I915_WRITE_NOTRACE(bus->gpio_reg, reserved | clock_bits);
187 POSTING_READ(bus->gpio_reg);
79e53945
JB
188}
189
190static void set_data(void *data, int state_high)
191{
36c785f0
DV
192 struct intel_gmbus *bus = data;
193 struct drm_i915_private *dev_priv = bus->dev_priv;
194 u32 reserved = get_reserved(bus);
e957d772 195 u32 data_bits;
79e53945
JB
196
197 if (state_high)
198 data_bits = GPIO_DATA_DIR_IN | GPIO_DATA_DIR_MASK;
199 else
200 data_bits = GPIO_DATA_DIR_OUT | GPIO_DATA_DIR_MASK |
201 GPIO_DATA_VAL_MASK;
202
36c785f0
DV
203 I915_WRITE_NOTRACE(bus->gpio_reg, reserved | data_bits);
204 POSTING_READ(bus->gpio_reg);
79e53945
JB
205}
206
489fbc10
DK
207static int
208intel_gpio_pre_xfer(struct i2c_adapter *adapter)
209{
210 struct intel_gmbus *bus = container_of(adapter,
211 struct intel_gmbus,
212 adapter);
213 struct drm_i915_private *dev_priv = bus->dev_priv;
214
215 intel_i2c_reset(dev_priv->dev);
216 intel_i2c_quirk_set(dev_priv, true);
217 set_data(bus, 1);
218 set_clock(bus, 1);
219 udelay(I2C_RISEFALL_TIME);
220 return 0;
221}
222
223static void
224intel_gpio_post_xfer(struct i2c_adapter *adapter)
225{
226 struct intel_gmbus *bus = container_of(adapter,
227 struct intel_gmbus,
228 adapter);
229 struct drm_i915_private *dev_priv = bus->dev_priv;
230
231 set_data(bus, 1);
232 set_clock(bus, 1);
233 intel_i2c_quirk_set(dev_priv, false);
234}
235
2ed06c93 236static void
5ea6e5e3 237intel_gpio_setup(struct intel_gmbus *bus, unsigned int pin)
f0217c42 238{
36c785f0 239 struct drm_i915_private *dev_priv = bus->dev_priv;
36c785f0 240 struct i2c_algo_bit_data *algo;
f0217c42 241
c167a6fc 242 algo = &bus->bit_algo;
36c785f0 243
f0f59a00
VS
244 bus->gpio_reg = _MMIO(dev_priv->gpio_mmio_base +
245 i915_mmio_reg_offset(get_gmbus_pin(dev_priv, pin)->reg));
c167a6fc 246 bus->adapter.algo_data = algo;
36c785f0
DV
247 algo->setsda = set_data;
248 algo->setscl = set_clock;
249 algo->getsda = get_data;
250 algo->getscl = get_clock;
489fbc10
DK
251 algo->pre_xfer = intel_gpio_pre_xfer;
252 algo->post_xfer = intel_gpio_post_xfer;
36c785f0
DV
253 algo->udelay = I2C_RISEFALL_TIME;
254 algo->timeout = usecs_to_jiffies(2200);
255 algo->data = bus;
79e53945
JB
256}
257
61168c53
DV
258static int
259gmbus_wait_hw_status(struct drm_i915_private *dev_priv,
28c70f16
DV
260 u32 gmbus2_status,
261 u32 gmbus4_irq_en)
61168c53 262{
28c70f16 263 int i;
28c70f16
DV
264 u32 gmbus2 = 0;
265 DEFINE_WAIT(wait);
266
c12aba5a
JK
267 if (!HAS_GMBUS_IRQ(dev_priv->dev))
268 gmbus4_irq_en = 0;
269
28c70f16
DV
270 /* Important: The hw handles only the first bit, so set only one! Since
271 * we also need to check for NAKs besides the hw ready/idle signal, we
272 * need to wake up periodically and check that ourselves. */
699fc401 273 I915_WRITE(GMBUS4, gmbus4_irq_en);
28c70f16 274
2554fc1f 275 for (i = 0; i < msecs_to_jiffies_timeout(50); i++) {
28c70f16
DV
276 prepare_to_wait(&dev_priv->gmbus_wait_queue, &wait,
277 TASK_UNINTERRUPTIBLE);
278
699fc401 279 gmbus2 = I915_READ_NOTRACE(GMBUS2);
28c70f16
DV
280 if (gmbus2 & (GMBUS_SATOER | gmbus2_status))
281 break;
61168c53 282
28c70f16
DV
283 schedule_timeout(1);
284 }
285 finish_wait(&dev_priv->gmbus_wait_queue, &wait);
286
699fc401 287 I915_WRITE(GMBUS4, 0);
61168c53
DV
288
289 if (gmbus2 & GMBUS_SATOER)
290 return -ENXIO;
28c70f16
DV
291 if (gmbus2 & gmbus2_status)
292 return 0;
293 return -ETIMEDOUT;
61168c53
DV
294}
295
2c438c02
DV
296static int
297gmbus_wait_idle(struct drm_i915_private *dev_priv)
298{
299 int ret;
2c438c02 300
699fc401 301#define C ((I915_READ_NOTRACE(GMBUS2) & GMBUS_ACTIVE) == 0)
2c438c02
DV
302
303 if (!HAS_GMBUS_IRQ(dev_priv->dev))
304 return wait_for(C, 10);
305
306 /* Important: The hw handles only the first bit, so set only one! */
699fc401 307 I915_WRITE(GMBUS4, GMBUS_IDLE_EN);
2c438c02 308
3598706b
ID
309 ret = wait_event_timeout(dev_priv->gmbus_wait_queue, C,
310 msecs_to_jiffies_timeout(10));
2c438c02 311
699fc401 312 I915_WRITE(GMBUS4, 0);
2c438c02
DV
313
314 if (ret)
315 return 0;
316 else
317 return -ETIMEDOUT;
318#undef C
319}
320
924a93ed 321static int
9535c475
DT
322gmbus_xfer_read_chunk(struct drm_i915_private *dev_priv,
323 unsigned short addr, u8 *buf, unsigned int len,
324 u32 gmbus1_index)
924a93ed 325{
699fc401 326 I915_WRITE(GMBUS1,
56f9eac0 327 gmbus1_index |
924a93ed 328 GMBUS_CYCLE_WAIT |
924a93ed 329 (len << GMBUS_BYTE_COUNT_SHIFT) |
9535c475 330 (addr << GMBUS_SLAVE_ADDR_SHIFT) |
924a93ed 331 GMBUS_SLAVE_READ | GMBUS_SW_RDY);
79985eee 332 while (len) {
90e6b26d 333 int ret;
924a93ed
DK
334 u32 val, loop = 0;
335
28c70f16
DV
336 ret = gmbus_wait_hw_status(dev_priv, GMBUS_HW_RDY,
337 GMBUS_HW_RDY_EN);
90e6b26d 338 if (ret)
61168c53 339 return ret;
924a93ed 340
699fc401 341 val = I915_READ(GMBUS3);
924a93ed
DK
342 do {
343 *buf++ = val & 0xff;
344 val >>= 8;
345 } while (--len && ++loop < 4);
79985eee 346 }
924a93ed
DK
347
348 return 0;
349}
350
351static int
9535c475
DT
352gmbus_xfer_read(struct drm_i915_private *dev_priv, struct i2c_msg *msg,
353 u32 gmbus1_index)
924a93ed 354{
924a93ed 355 u8 *buf = msg->buf;
9535c475
DT
356 unsigned int rx_size = msg->len;
357 unsigned int len;
358 int ret;
359
360 do {
361 len = min(rx_size, GMBUS_BYTE_COUNT_MAX);
362
363 ret = gmbus_xfer_read_chunk(dev_priv, msg->addr,
364 buf, len, gmbus1_index);
365 if (ret)
366 return ret;
367
368 rx_size -= len;
369 buf += len;
370 } while (rx_size != 0);
371
372 return 0;
373}
374
375static int
376gmbus_xfer_write_chunk(struct drm_i915_private *dev_priv,
377 unsigned short addr, u8 *buf, unsigned int len)
378{
9535c475 379 unsigned int chunk_size = len;
924a93ed
DK
380 u32 val, loop;
381
382 val = loop = 0;
26883c31
DK
383 while (len && loop < 4) {
384 val |= *buf++ << (8 * loop++);
385 len -= 1;
386 }
924a93ed 387
699fc401
VS
388 I915_WRITE(GMBUS3, val);
389 I915_WRITE(GMBUS1,
924a93ed 390 GMBUS_CYCLE_WAIT |
9535c475
DT
391 (chunk_size << GMBUS_BYTE_COUNT_SHIFT) |
392 (addr << GMBUS_SLAVE_ADDR_SHIFT) |
924a93ed 393 GMBUS_SLAVE_WRITE | GMBUS_SW_RDY);
924a93ed 394 while (len) {
90e6b26d 395 int ret;
90e6b26d 396
924a93ed
DK
397 val = loop = 0;
398 do {
399 val |= *buf++ << (8 * loop);
400 } while (--len && ++loop < 4);
401
699fc401 402 I915_WRITE(GMBUS3, val);
7a39a9d4 403
28c70f16
DV
404 ret = gmbus_wait_hw_status(dev_priv, GMBUS_HW_RDY,
405 GMBUS_HW_RDY_EN);
90e6b26d 406 if (ret)
61168c53 407 return ret;
924a93ed 408 }
9535c475
DT
409
410 return 0;
411}
412
413static int
414gmbus_xfer_write(struct drm_i915_private *dev_priv, struct i2c_msg *msg)
415{
416 u8 *buf = msg->buf;
417 unsigned int tx_size = msg->len;
418 unsigned int len;
419 int ret;
420
421 do {
422 len = min(tx_size, GMBUS_BYTE_COUNT_MAX);
423
424 ret = gmbus_xfer_write_chunk(dev_priv, msg->addr, buf, len);
425 if (ret)
426 return ret;
427
428 buf += len;
429 tx_size -= len;
430 } while (tx_size != 0);
431
924a93ed
DK
432 return 0;
433}
434
56f9eac0
DK
435/*
436 * The gmbus controller can combine a 1 or 2 byte write with a read that
437 * immediately follows it by using an "INDEX" cycle.
438 */
439static bool
440gmbus_is_index_read(struct i2c_msg *msgs, int i, int num)
441{
442 return (i + 1 < num &&
443 !(msgs[i].flags & I2C_M_RD) && msgs[i].len <= 2 &&
444 (msgs[i + 1].flags & I2C_M_RD));
445}
446
447static int
448gmbus_xfer_index_read(struct drm_i915_private *dev_priv, struct i2c_msg *msgs)
449{
56f9eac0
DK
450 u32 gmbus1_index = 0;
451 u32 gmbus5 = 0;
452 int ret;
453
454 if (msgs[0].len == 2)
455 gmbus5 = GMBUS_2BYTE_INDEX_EN |
456 msgs[0].buf[1] | (msgs[0].buf[0] << 8);
457 if (msgs[0].len == 1)
458 gmbus1_index = GMBUS_CYCLE_INDEX |
459 (msgs[0].buf[0] << GMBUS_SLAVE_INDEX_SHIFT);
460
461 /* GMBUS5 holds 16-bit index */
462 if (gmbus5)
699fc401 463 I915_WRITE(GMBUS5, gmbus5);
56f9eac0
DK
464
465 ret = gmbus_xfer_read(dev_priv, &msgs[1], gmbus1_index);
466
467 /* Clear GMBUS5 after each index transfer */
468 if (gmbus5)
699fc401 469 I915_WRITE(GMBUS5, 0);
56f9eac0
DK
470
471 return ret;
472}
473
f899fc64 474static int
bffce907 475do_gmbus_xfer(struct i2c_adapter *adapter, struct i2c_msg *msgs, int num)
f899fc64
CW
476{
477 struct intel_gmbus *bus = container_of(adapter,
478 struct intel_gmbus,
479 adapter);
c2b9152f 480 struct drm_i915_private *dev_priv = bus->dev_priv;
699fc401 481 int i = 0, inc, try = 0;
72d66afd 482 int ret = 0;
f899fc64 483
3f5f1554 484retry:
699fc401 485 I915_WRITE(GMBUS0, bus->reg0);
f899fc64 486
3f5f1554
JN
487 for (; i < num; i += inc) {
488 inc = 1;
56f9eac0
DK
489 if (gmbus_is_index_read(msgs, i, num)) {
490 ret = gmbus_xfer_index_read(dev_priv, &msgs[i]);
3f5f1554 491 inc = 2; /* an index read is two msgs */
56f9eac0
DK
492 } else if (msgs[i].flags & I2C_M_RD) {
493 ret = gmbus_xfer_read(dev_priv, &msgs[i], 0);
494 } else {
72d66afd 495 ret = gmbus_xfer_write(dev_priv, &msgs[i]);
56f9eac0 496 }
924a93ed 497
0aeb9048
JN
498 if (!ret)
499 ret = gmbus_wait_hw_status(dev_priv, GMBUS_HW_WAIT_PHASE,
500 GMBUS_HW_WAIT_EN);
924a93ed
DK
501 if (ret == -ETIMEDOUT)
502 goto timeout;
0aeb9048 503 else if (ret)
924a93ed 504 goto clear_err;
f899fc64
CW
505 }
506
72d66afd
DK
507 /* Generate a STOP condition on the bus. Note that gmbus can't generata
508 * a STOP on the very first cycle. To simplify the code we
509 * unconditionally generate the STOP condition with an additional gmbus
510 * cycle. */
699fc401 511 I915_WRITE(GMBUS1, GMBUS_CYCLE_STOP | GMBUS_SW_RDY);
72d66afd 512
e646d577
DK
513 /* Mark the GMBUS interface as disabled after waiting for idle.
514 * We will re-enable it at the start of the next xfer,
515 * till then let it sleep.
516 */
2c438c02 517 if (gmbus_wait_idle(dev_priv)) {
56fa6d6f 518 DRM_DEBUG_KMS("GMBUS [%s] timed out waiting for idle\n",
e646d577 519 adapter->name);
72d66afd
DK
520 ret = -ETIMEDOUT;
521 }
699fc401 522 I915_WRITE(GMBUS0, 0);
72d66afd 523 ret = ret ?: i;
e646d577 524 goto out;
7f58aabc
CW
525
526clear_err:
e646d577
DK
527 /*
528 * Wait for bus to IDLE before clearing NAK.
529 * If we clear the NAK while bus is still active, then it will stay
530 * active and the next transaction may fail.
65e81866
DV
531 *
532 * If no ACK is received during the address phase of a transaction, the
533 * adapter must report -ENXIO. It is not clear what to return if no ACK
534 * is received at other times. But we have to be careful to not return
535 * spurious -ENXIO because that will prevent i2c and drm edid functions
536 * from retrying. So return -ENXIO only when gmbus properly quiescents -
537 * timing out seems to happen when there _is_ a ddc chip present, but
538 * it's slow responding and only answers on the 2nd retry.
e646d577 539 */
65e81866 540 ret = -ENXIO;
2c438c02 541 if (gmbus_wait_idle(dev_priv)) {
56fa6d6f
DK
542 DRM_DEBUG_KMS("GMBUS [%s] timed out after NAK\n",
543 adapter->name);
65e81866
DV
544 ret = -ETIMEDOUT;
545 }
e646d577 546
7f58aabc
CW
547 /* Toggle the Software Clear Interrupt bit. This has the effect
548 * of resetting the GMBUS controller and so clearing the
549 * BUS_ERROR raised by the slave's NAK.
550 */
699fc401
VS
551 I915_WRITE(GMBUS1, GMBUS_SW_CLR_INT);
552 I915_WRITE(GMBUS1, 0);
553 I915_WRITE(GMBUS0, 0);
7f58aabc 554
56fa6d6f 555 DRM_DEBUG_KMS("GMBUS [%s] NAK for addr: %04x %c(%d)\n",
e646d577
DK
556 adapter->name, msgs[i].addr,
557 (msgs[i].flags & I2C_M_RD) ? 'r' : 'w', msgs[i].len);
558
3f5f1554
JN
559 /*
560 * Passive adapters sometimes NAK the first probe. Retry the first
561 * message once on -ENXIO for GMBUS transfers; the bit banging algorithm
562 * has retries internally. See also the retry loop in
563 * drm_do_probe_ddc_edid, which bails out on the first -ENXIO.
564 */
565 if (ret == -ENXIO && i == 0 && try++ == 0) {
566 DRM_DEBUG_KMS("GMBUS [%s] NAK on first message, retry\n",
567 adapter->name);
568 goto retry;
569 }
570
8a8ed1f5 571 goto out;
f899fc64
CW
572
573timeout:
874e3cc9
DK
574 DRM_INFO("GMBUS [%s] timed out, falling back to bit banging on pin %d\n",
575 bus->adapter.name, bus->reg0 & 0xff);
699fc401 576 I915_WRITE(GMBUS0, 0);
7f58aabc 577
bffce907
JN
578 /*
579 * Hardware may not support GMBUS over these pins? Try GPIO bitbanging
580 * instead. Use EAGAIN to have i2c core retry.
581 */
f2ce9faf 582 bus->force_bit = 1;
bffce907 583 ret = -EAGAIN;
489fbc10 584
8a8ed1f5 585out:
bffce907
JN
586 return ret;
587}
588
589static int
590gmbus_xfer(struct i2c_adapter *adapter, struct i2c_msg *msgs, int num)
591{
592 struct intel_gmbus *bus = container_of(adapter, struct intel_gmbus,
593 adapter);
594 struct drm_i915_private *dev_priv = bus->dev_priv;
595 int ret;
596
597 intel_display_power_get(dev_priv, POWER_DOMAIN_GMBUS);
598 mutex_lock(&dev_priv->gmbus_mutex);
599
600 if (bus->force_bit)
601 ret = i2c_bit_algo.master_xfer(adapter, msgs, num);
602 else
603 ret = do_gmbus_xfer(adapter, msgs, num);
f0ab43e6 604
bffce907 605 mutex_unlock(&dev_priv->gmbus_mutex);
f0ab43e6
VS
606 intel_display_power_put(dev_priv, POWER_DOMAIN_GMBUS);
607
8a8ed1f5 608 return ret;
f899fc64
CW
609}
610
611static u32 gmbus_func(struct i2c_adapter *adapter)
612{
f6f808c8
DV
613 return i2c_bit_algo.functionality(adapter) &
614 (I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL |
f899fc64
CW
615 /* I2C_FUNC_10BIT_ADDR | */
616 I2C_FUNC_SMBUS_READ_BLOCK_DATA |
617 I2C_FUNC_SMBUS_BLOCK_PROC_CALL);
618}
619
620static const struct i2c_algorithm gmbus_algorithm = {
621 .master_xfer = gmbus_xfer,
622 .functionality = gmbus_func
623};
624
79e53945 625/**
f899fc64
CW
626 * intel_gmbus_setup - instantiate all Intel i2c GMBuses
627 * @dev: DRM device
79e53945 628 */
f899fc64
CW
629int intel_setup_gmbus(struct drm_device *dev)
630{
f899fc64 631 struct drm_i915_private *dev_priv = dev->dev_private;
5ea6e5e3
JN
632 struct intel_gmbus *bus;
633 unsigned int pin;
634 int ret;
f899fc64 635
ab5c608b
BW
636 if (HAS_PCH_NOP(dev))
637 return 0;
b2e8c6cd 638
666a4537 639 if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev))
d8112150 640 dev_priv->gpio_mmio_base = VLV_DISPLAY_BASE;
f0f59a00
VS
641 else if (!HAS_GMCH_DISPLAY(dev_priv))
642 dev_priv->gpio_mmio_base =
643 i915_mmio_reg_offset(PCH_GPIOA) -
644 i915_mmio_reg_offset(GPIOA);
110447fc 645
8a8ed1f5 646 mutex_init(&dev_priv->gmbus_mutex);
28c70f16 647 init_waitqueue_head(&dev_priv->gmbus_wait_queue);
8a8ed1f5 648
5ea6e5e3 649 for (pin = 0; pin < ARRAY_SIZE(dev_priv->gmbus); pin++) {
88ac7939 650 if (!intel_gmbus_is_valid_pin(dev_priv, pin))
5ea6e5e3
JN
651 continue;
652
653 bus = &dev_priv->gmbus[pin];
f899fc64
CW
654
655 bus->adapter.owner = THIS_MODULE;
656 bus->adapter.class = I2C_CLASS_DDC;
657 snprintf(bus->adapter.name,
69669455
JD
658 sizeof(bus->adapter.name),
659 "i915 gmbus %s",
4c272834 660 get_gmbus_pin(dev_priv, pin)->name);
f899fc64
CW
661
662 bus->adapter.dev.parent = &dev->pdev->dev;
c2b9152f 663 bus->dev_priv = dev_priv;
f899fc64
CW
664
665 bus->adapter.algo = &gmbus_algorithm;
f899fc64 666
0bbca274
VS
667 /*
668 * We wish to retry with bit banging
669 * after a timed out GMBUS attempt.
670 */
671 bus->adapter.retries = 1;
672
e957d772 673 /* By default use a conservative clock rate */
5ea6e5e3 674 bus->reg0 = pin | GMBUS_RATE_100KHZ;
cb8ea752 675
83ee9e64
DV
676 /* gmbus seems to be broken on i830 */
677 if (IS_I830(dev))
f2ce9faf 678 bus->force_bit = 1;
83ee9e64 679
5ea6e5e3 680 intel_gpio_setup(bus, pin);
cee25168
JN
681
682 ret = i2c_add_adapter(&bus->adapter);
683 if (ret)
684 goto err;
f899fc64
CW
685 }
686
687 intel_i2c_reset(dev_priv->dev);
688
689 return 0;
690
691err:
ed3f9fd1 692 while (pin--) {
88ac7939 693 if (!intel_gmbus_is_valid_pin(dev_priv, pin))
5ea6e5e3
JN
694 continue;
695
696 bus = &dev_priv->gmbus[pin];
f899fc64
CW
697 i2c_del_adapter(&bus->adapter);
698 }
f899fc64
CW
699 return ret;
700}
701
3bd7d909 702struct i2c_adapter *intel_gmbus_get_adapter(struct drm_i915_private *dev_priv,
0184df46 703 unsigned int pin)
3bd7d909 704{
88ac7939 705 if (WARN_ON(!intel_gmbus_is_valid_pin(dev_priv, pin)))
5ea6e5e3
JN
706 return NULL;
707
708 return &dev_priv->gmbus[pin].adapter;
3bd7d909
DK
709}
710
e957d772
CW
711void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed)
712{
713 struct intel_gmbus *bus = to_intel_gmbus(adapter);
714
d5090b96 715 bus->reg0 = (bus->reg0 & ~(0x3 << 8)) | speed;
e957d772
CW
716}
717
718void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit)
719{
720 struct intel_gmbus *bus = to_intel_gmbus(adapter);
721
f2ce9faf
CW
722 bus->force_bit += force_bit ? 1 : -1;
723 DRM_DEBUG_KMS("%sabling bit-banging on %s. force bit now %d\n",
724 force_bit ? "en" : "dis", adapter->name,
725 bus->force_bit);
e957d772
CW
726}
727
f899fc64 728void intel_teardown_gmbus(struct drm_device *dev)
79e53945 729{
f899fc64 730 struct drm_i915_private *dev_priv = dev->dev_private;
5ea6e5e3
JN
731 struct intel_gmbus *bus;
732 unsigned int pin;
733
734 for (pin = 0; pin < ARRAY_SIZE(dev_priv->gmbus); pin++) {
88ac7939 735 if (!intel_gmbus_is_valid_pin(dev_priv, pin))
5ea6e5e3 736 continue;
f9c10a9b 737
5ea6e5e3 738 bus = &dev_priv->gmbus[pin];
f899fc64
CW
739 i2c_del_adapter(&bus->adapter);
740 }
79e53945 741}
This page took 0.677441 seconds and 5 git commands to generate.