projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
tracing: add sched_set_prio tracepoint
[deliverable/linux.git] / drivers / iommu / amd_iommu_init.c
CommitLineData
f6e2e6b6 1/*
5d0d7156 2 * Copyright (C) 2007-2010 Advanced Micro Devices, Inc.
63ce3ae8 3 * Author: Joerg Roedel <jroedel@suse.de>
f6e2e6b6
JR		 4 * Leo Duran <leo.duran@amd.com>
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published
8 * by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18 */
19
20#include <linux/pci.h>
21#include <linux/acpi.h>
f6e2e6b6 22#include <linux/list.h>
5a0e3ad6 23#include <linux/slab.h>
f3c6ea1b 24#include <linux/syscore_ops.h>
a80dc3e0
JR		 25#include <linux/interrupt.h>
26#include <linux/msi.h>
403f81d8 27#include <linux/amd-iommu.h>
400a28a0 28#include <linux/export.h>
066f2e98 29#include <linux/iommu.h>
f6e2e6b6 30#include <asm/pci-direct.h>
46a7fa27 31#include <asm/iommu.h>
1d9b16d1 32#include <asm/gart.h>
ea1b0d39 33#include <asm/x86_init.h>
22e6daf4 34#include <asm/iommu_table.h>
eb1eb7ae 35#include <asm/io_apic.h>
6b474b82 36#include <asm/irq_remapping.h>
403f81d8
JR		 37
38#include "amd_iommu_proto.h"
39#include "amd_iommu_types.h"
05152a04 40#include "irq_remapping.h"
403f81d8 41
f6e2e6b6
JR		 42/*
43 * definitions for the ACPI scanning code
44 */
f6e2e6b6 45#define IVRS_HEADER_LENGTH 48
f6e2e6b6
JR		 46
47#define ACPI_IVHD_TYPE 0x10
48#define ACPI_IVMD_TYPE_ALL 0x20
49#define ACPI_IVMD_TYPE 0x21
50#define ACPI_IVMD_TYPE_RANGE 0x22
51
52#define IVHD_DEV_ALL 0x01
53#define IVHD_DEV_SELECT 0x02
54#define IVHD_DEV_SELECT_RANGE_START 0x03
55#define IVHD_DEV_RANGE_END 0x04
56#define IVHD_DEV_ALIAS 0x42
57#define IVHD_DEV_ALIAS_RANGE 0x43
58#define IVHD_DEV_EXT_SELECT 0x46
59#define IVHD_DEV_EXT_SELECT_RANGE 0x47
6efed63b
JR		 60#define IVHD_DEV_SPECIAL 0x48
61
62#define IVHD_SPECIAL_IOAPIC 1
63#define IVHD_SPECIAL_HPET 2
f6e2e6b6 64
6da7342f
JR		 65#define IVHD_FLAG_HT_TUN_EN_MASK 0x01
66#define IVHD_FLAG_PASSPW_EN_MASK 0x02
67#define IVHD_FLAG_RESPASSPW_EN_MASK 0x04
68#define IVHD_FLAG_ISOC_EN_MASK 0x08
f6e2e6b6
JR		 69
70#define IVMD_FLAG_EXCL_RANGE 0x08
71#define IVMD_FLAG_UNITY_MAP 0x01
72
73#define ACPI_DEVFLAG_INITPASS 0x01
74#define ACPI_DEVFLAG_EXTINT 0x02
75#define ACPI_DEVFLAG_NMI 0x04
76#define ACPI_DEVFLAG_SYSMGT1 0x10
77#define ACPI_DEVFLAG_SYSMGT2 0x20
78#define ACPI_DEVFLAG_LINT0 0x40
79#define ACPI_DEVFLAG_LINT1 0x80
80#define ACPI_DEVFLAG_ATSDIS 0x10000000
81
b65233a9
JR		 82/*
83 * ACPI table definitions
84 *
85 * These data structures are laid over the table to parse the important values
86 * out of it.
87 */
88
89/*
90 * structure describing one IOMMU in the ACPI table. Typically followed by one
91 * or more ivhd_entrys.
92 */
f6e2e6b6
JR		 93struct ivhd_header {
94 u8 type;
95 u8 flags;
96 u16 length;
97 u16 devid;
98 u16 cap_ptr;
99 u64 mmio_phys;
100 u16 pci_seg;
101 u16 info;
30861ddc 102 u32 efr;
f6e2e6b6
JR		 103} __attribute__((packed));
104
b65233a9
JR		 105/*
106 * A device entry describing which devices a specific IOMMU translates and
107 * which requestor ids they use.
108 */
f6e2e6b6
JR		 109struct ivhd_entry {
110 u8 type;
111 u16 devid;
112 u8 flags;
113 u32 ext;
114} __attribute__((packed));
115
b65233a9
JR		 116/*
117 * An AMD IOMMU memory definition structure. It defines things like exclusion
118 * ranges for devices and regions that should be unity mapped.
119 */
f6e2e6b6
JR		 120struct ivmd_header {
121 u8 type;
122 u8 flags;
123 u16 length;
124 u16 devid;
125 u16 aux;
126 u64 resv;
127 u64 range_start;
128 u64 range_length;
129} __attribute__((packed));
130
fefda117 131bool amd_iommu_dump;
05152a04 132bool amd_iommu_irq_remap __read_mostly;
fefda117 133
02f3b3f5 134static bool amd_iommu_detected;
a5235725 135static bool __initdata amd_iommu_disabled;
c1cbebee 136
b65233a9
JR		 137u16 amd_iommu_last_bdf; /* largest PCI device id we have
138 to handle */
2e22847f 139LIST_HEAD(amd_iommu_unity_map); /* a list of required unity mappings
b65233a9 140 we find in ACPI */
621a5f7a 141bool amd_iommu_unmap_flush; /* if true, flush on every unmap */
928abd25 142
2e22847f 143LIST_HEAD(amd_iommu_list); /* list of all AMD IOMMUs in the
b65233a9 144 system */
928abd25 145
bb52777e
JR		 146/* Array to assign indices to IOMMUs*/
147struct amd_iommu *amd_iommus[MAX_IOMMUS];
148int amd_iommus_present;
149
318afd41
JR		 150/* IOMMUs have a non-present cache? */
151bool amd_iommu_np_cache __read_mostly;
60f723b4 152bool amd_iommu_iotlb_sup __read_mostly = true;
318afd41 153
a919a018 154u32 amd_iommu_max_pasid __read_mostly = ~0;
62f71abb 155
400a28a0 156bool amd_iommu_v2_present __read_mostly;
4160cd9e 157static bool amd_iommu_pc_present __read_mostly;
400a28a0 158
5abcdba4
JR		 159bool amd_iommu_force_isolation __read_mostly;
160
aeb26f55
JR		 161/*
162 * List of protection domains - used during resume
163 */
164LIST_HEAD(amd_iommu_pd_list);
165spinlock_t amd_iommu_pd_lock;
166
b65233a9
JR		 167/*
168 * Pointer to the device table which is shared by all AMD IOMMUs
169 * it is indexed by the PCI device id or the HT unit id and contains
170 * information about the domain the device belongs to as well as the
171 * page table root pointer.
172 */
928abd25 173struct dev_table_entry *amd_iommu_dev_table;
b65233a9
JR		 174
175/*
176 * The alias table is a driver specific data structure which contains the
177 * mappings of the PCI device ids to the actual requestor ids on the IOMMU.
178 * More than one device can share the same requestor id.
179 */
928abd25 180u16 *amd_iommu_alias_table;
b65233a9
JR		 181
182/*
183 * The rlookup table is used to find the IOMMU which is responsible
184 * for a specific device. It is also indexed by the PCI device id.
185 */
928abd25 186struct amd_iommu **amd_iommu_rlookup_table;
b65233a9 187
b65233a9 188/*
0ea2c422
JR		 189 * This table is used to find the irq remapping table for a given device id
190 * quickly.
191 */
192struct irq_remap_table **irq_lookup_table;
193
b65233a9 194/*
df805abb 195 * AMD IOMMU allows up to 2^16 different protection domains. This is a bitmap
b65233a9
JR		 196 * to know which ones are already in use.
197 */
928abd25
JR		 198unsigned long *amd_iommu_pd_alloc_bitmap;
199
b65233a9
JR		 200static u32 dev_table_size; /* size of the device table */
201static u32 alias_table_size; /* size of the alias table */
202static u32 rlookup_table_size; /* size if the rlookup table */
3e8064ba 203
2c0ae172
JR		 204enum iommu_init_state {
205 IOMMU_START_STATE,
206 IOMMU_IVRS_DETECTED,
207 IOMMU_ACPI_FINISHED,
208 IOMMU_ENABLED,
209 IOMMU_PCI_INIT,
210 IOMMU_INTERRUPTS_EN,
211 IOMMU_DMA_OPS,
212 IOMMU_INITIALIZED,
213 IOMMU_NOT_FOUND,
214 IOMMU_INIT_ERROR,
215};
216
235dacbc
JR		 217/* Early ioapic and hpet maps from kernel command line */
218#define EARLY_MAP_SIZE 4
219static struct devid_map __initdata early_ioapic_map[EARLY_MAP_SIZE];
220static struct devid_map __initdata early_hpet_map[EARLY_MAP_SIZE];
221static int __initdata early_ioapic_map_size;
222static int __initdata early_hpet_map_size;
dfbb6d47 223static bool __initdata cmdline_maps;
235dacbc 224
2c0ae172
JR		 225static enum iommu_init_state init_state = IOMMU_START_STATE;
226
ae295142 227static int amd_iommu_enable_interrupts(void);
2c0ae172 228static int __init iommu_go_to_state(enum iommu_init_state state);
aafd8ba0 229static void init_device_table_dma(void);
3d9761e7 230
38e45d02
SS		 231static int iommu_pc_get_set_reg_val(struct amd_iommu *iommu,
232 u8 bank, u8 cntr, u8 fxn,
233 u64 *value, bool is_write);
234
208ec8c9
JR		 235static inline void update_last_devid(u16 devid)
236{
237 if (devid > amd_iommu_last_bdf)
238 amd_iommu_last_bdf = devid;
239}
240
c571484e
JR		 241static inline unsigned long tbl_size(int entry_size)
242{
243 unsigned shift = PAGE_SHIFT +
421f909c 244 get_order(((int)amd_iommu_last_bdf + 1) * entry_size);
c571484e
JR		 245
246 return 1UL << shift;
247}
248
5bcd757f
MG		 249/* Access to l1 and l2 indexed register spaces */
250
251static u32 iommu_read_l1(struct amd_iommu *iommu, u16 l1, u8 address)
252{
253 u32 val;
254
255 pci_write_config_dword(iommu->dev, 0xf8, (address | l1 << 16));
256 pci_read_config_dword(iommu->dev, 0xfc, &val);
257 return val;
258}
259
260static void iommu_write_l1(struct amd_iommu *iommu, u16 l1, u8 address, u32 val)
261{
262 pci_write_config_dword(iommu->dev, 0xf8, (address | l1 << 16 | 1 << 31));
263 pci_write_config_dword(iommu->dev, 0xfc, val);
264 pci_write_config_dword(iommu->dev, 0xf8, (address | l1 << 16));
265}
266
267static u32 iommu_read_l2(struct amd_iommu *iommu, u8 address)
268{
269 u32 val;
270
271 pci_write_config_dword(iommu->dev, 0xf0, address);
272 pci_read_config_dword(iommu->dev, 0xf4, &val);
273 return val;
274}
275
276static void iommu_write_l2(struct amd_iommu *iommu, u8 address, u32 val)
277{
278 pci_write_config_dword(iommu->dev, 0xf0, (address | 1 << 8));
279 pci_write_config_dword(iommu->dev, 0xf4, val);
280}
281
b65233a9
JR		 282/****************************************************************************
283 *
284 * AMD IOMMU MMIO register space handling functions
285 *
286 * These functions are used to program the IOMMU device registers in
287 * MMIO space required for that driver.
288 *
289 ****************************************************************************/
3e8064ba 290
b65233a9
JR		 291/*
292 * This function set the exclusion range in the IOMMU. DMA accesses to the
293 * exclusion range are passed through untranslated
294 */
05f92db9 295static void iommu_set_exclusion_range(struct amd_iommu *iommu)
b2026aa2
JR		 296{
297 u64 start = iommu->exclusion_start & PAGE_MASK;
298 u64 limit = (start + iommu->exclusion_length) & PAGE_MASK;
299 u64 entry;
300
301 if (!iommu->exclusion_start)
302 return;
303
304 entry = start | MMIO_EXCL_ENABLE_MASK;
305 memcpy_toio(iommu->mmio_base + MMIO_EXCL_BASE_OFFSET,
306 &entry, sizeof(entry));
307
308 entry = limit;
309 memcpy_toio(iommu->mmio_base + MMIO_EXCL_LIMIT_OFFSET,
310 &entry, sizeof(entry));
311}
312
b65233a9 313/* Programs the physical address of the device table into the IOMMU hardware */
6b7f000e 314static void iommu_set_device_table(struct amd_iommu *iommu)
b2026aa2 315{
f609891f 316 u64 entry;
b2026aa2
JR		 317
318 BUG_ON(iommu->mmio_base == NULL);
319
320 entry = virt_to_phys(amd_iommu_dev_table);
321 entry |= (dev_table_size >> 12) - 1;
322 memcpy_toio(iommu->mmio_base + MMIO_DEV_TABLE_OFFSET,
323 &entry, sizeof(entry));
324}
325
b65233a9 326/* Generic functions to enable/disable certain features of the IOMMU. */
05f92db9 327static void iommu_feature_enable(struct amd_iommu *iommu, u8 bit)
b2026aa2
JR		 328{
329 u32 ctrl;
330
331 ctrl = readl(iommu->mmio_base + MMIO_CONTROL_OFFSET);
332 ctrl |= (1 << bit);
333 writel(ctrl, iommu->mmio_base + MMIO_CONTROL_OFFSET);
334}
335
ca020711 336static void iommu_feature_disable(struct amd_iommu *iommu, u8 bit)
b2026aa2
JR		 337{
338 u32 ctrl;
339
199d0d50 340 ctrl = readl(iommu->mmio_base + MMIO_CONTROL_OFFSET);
b2026aa2
JR		 341 ctrl &= ~(1 << bit);
342 writel(ctrl, iommu->mmio_base + MMIO_CONTROL_OFFSET);
343}
344
1456e9d2
JR		 345static void iommu_set_inv_tlb_timeout(struct amd_iommu *iommu, int timeout)
346{
347 u32 ctrl;
348
349 ctrl = readl(iommu->mmio_base + MMIO_CONTROL_OFFSET);
350 ctrl &= ~CTRL_INV_TO_MASK;
351 ctrl |= (timeout << CONTROL_INV_TIMEOUT) & CTRL_INV_TO_MASK;
352 writel(ctrl, iommu->mmio_base + MMIO_CONTROL_OFFSET);
353}
354
b65233a9 355/* Function to enable the hardware */
05f92db9 356static void iommu_enable(struct amd_iommu *iommu)
b2026aa2 357{
b2026aa2 358 iommu_feature_enable(iommu, CONTROL_IOMMU_EN);
b2026aa2
JR		 359}
360
92ac4320 361static void iommu_disable(struct amd_iommu *iommu)
126c52be 362{
a8c485bb
CW		 363 /* Disable command buffer */
364 iommu_feature_disable(iommu, CONTROL_CMDBUF_EN);
365
366 /* Disable event logging and event interrupts */
367 iommu_feature_disable(iommu, CONTROL_EVT_INT_EN);
368 iommu_feature_disable(iommu, CONTROL_EVT_LOG_EN);
369
370 /* Disable IOMMU hardware itself */
92ac4320 371 iommu_feature_disable(iommu, CONTROL_IOMMU_EN);
126c52be
JR		 372}
373
b65233a9
JR		 374/*
375 * mapping and unmapping functions for the IOMMU MMIO space. Each AMD IOMMU in
376 * the system has one.
377 */
30861ddc 378static u8 __iomem * __init iommu_map_mmio_space(u64 address, u64 end)
6c56747b 379{
30861ddc
SK		 380 if (!request_mem_region(address, end, "amd_iommu")) {
381 pr_err("AMD-Vi: Can not reserve memory region %llx-%llx for mmio\n",
382 address, end);
e82752d8 383 pr_err("AMD-Vi: This is a BIOS bug. Please contact your hardware vendor\n");
6c56747b 384 return NULL;
e82752d8 385 }
6c56747b 386
30861ddc 387 return (u8 __iomem *)ioremap_nocache(address, end);
6c56747b
JR		 388}
389
390static void __init iommu_unmap_mmio_space(struct amd_iommu *iommu)
391{
392 if (iommu->mmio_base)
393 iounmap(iommu->mmio_base);
30861ddc 394 release_mem_region(iommu->mmio_phys, iommu->mmio_phys_end);
6c56747b
JR		 395}
396
b65233a9
JR		 397/****************************************************************************
398 *
399 * The functions below belong to the first pass of AMD IOMMU ACPI table
400 * parsing. In this pass we try to find out the highest device id this
401 * code has to handle. Upon this information the size of the shared data
402 * structures is determined later.
403 *
404 ****************************************************************************/
405
b514e555
JR		 406/*
407 * This function calculates the length of a given IVHD entry
408 */
409static inline int ivhd_entry_length(u8 *ivhd)
410{
411 return 0x04 << (*ivhd >> 6);
412}
413
b65233a9
JR		 414/*
415 * After reading the highest device id from the IOMMU PCI capability header
416 * this function looks if there is a higher device id defined in the ACPI table
417 */
3e8064ba
JR		 418static int __init find_last_devid_from_ivhd(struct ivhd_header *h)
419{
420 u8 *p = (void *)h, *end = (void *)h;
421 struct ivhd_entry *dev;
422
423 p += sizeof(*h);
424 end += h->length;
425
3e8064ba
JR		 426 while (p < end) {
427 dev = (struct ivhd_entry *)p;
428 switch (dev->type) {
d1259416
JR		 429 case IVHD_DEV_ALL:
430 /* Use maximum BDF value for DEV_ALL */
431 update_last_devid(0xffff);
432 break;
3e8064ba
JR		 433 case IVHD_DEV_SELECT:
434 case IVHD_DEV_RANGE_END:
435 case IVHD_DEV_ALIAS:
436 case IVHD_DEV_EXT_SELECT:
b65233a9 437 /* all the above subfield types refer to device ids */
208ec8c9 438 update_last_devid(dev->devid);
3e8064ba
JR		 439 break;
440 default:
441 break;
442 }
b514e555 443 p += ivhd_entry_length(p);
3e8064ba
JR		 444 }
445
446 WARN_ON(p != end);
447
448 return 0;
449}
450
b65233a9
JR		 451/*
452 * Iterate over all IVHD entries in the ACPI table and find the highest device
453 * id which we need to handle. This is the first of three functions which parse
454 * the ACPI table. So we check the checksum here.
455 */
3e8064ba
JR		 456static int __init find_last_devid_acpi(struct acpi_table_header *table)
457{
458 int i;
459 u8 checksum = 0, *p = (u8 *)table, *end = (u8 *)table;
460 struct ivhd_header *h;
461
462 /*
463 * Validate checksum here so we don't need to do it when
464 * we actually parse the table
465 */
466 for (i = 0; i < table->length; ++i)
467 checksum += p[i];
02f3b3f5 468 if (checksum != 0)
3e8064ba 469 /* ACPI table corrupt */
02f3b3f5 470 return -ENODEV;
3e8064ba
JR		 471
472 p += IVRS_HEADER_LENGTH;
473
474 end += table->length;
475 while (p < end) {
476 h = (struct ivhd_header *)p;
477 switch (h->type) {
478 case ACPI_IVHD_TYPE:
479 find_last_devid_from_ivhd(h);
480 break;
481 default:
482 break;
483 }
484 p += h->length;
485 }
486 WARN_ON(p != end);
487
488 return 0;
489}
490
b65233a9
JR		 491/****************************************************************************
492 *
df805abb 493 * The following functions belong to the code path which parses the ACPI table
b65233a9
JR		 494 * the second time. In this ACPI parsing iteration we allocate IOMMU specific
495 * data structures, initialize the device/alias/rlookup table and also
496 * basically initialize the hardware.
497 *
498 ****************************************************************************/
499
500/*
501 * Allocates the command buffer. This buffer is per AMD IOMMU. We can
502 * write commands to that buffer later and the IOMMU will execute them
503 * asynchronously
504 */
f2c2db53 505static int __init alloc_command_buffer(struct amd_iommu *iommu)
b36ca91e 506{
f2c2db53
JR		 507 iommu->cmd_buf = (void *)__get_free_pages(GFP_KERNEL | __GFP_ZERO,
508 get_order(CMD_BUFFER_SIZE));
b36ca91e 509
f2c2db53 510 return iommu->cmd_buf ? 0 : -ENOMEM;
58492e12
JR		 511}
512
93f1cc67
JR		 513/*
514 * This function resets the command buffer if the IOMMU stopped fetching
515 * commands from it.
516 */
517void amd_iommu_reset_cmd_buffer(struct amd_iommu *iommu)
518{
519 iommu_feature_disable(iommu, CONTROL_CMDBUF_EN);
520
521 writel(0x00, iommu->mmio_base + MMIO_CMD_HEAD_OFFSET);
522 writel(0x00, iommu->mmio_base + MMIO_CMD_TAIL_OFFSET);
523
524 iommu_feature_enable(iommu, CONTROL_CMDBUF_EN);
525}
526
58492e12
JR		 527/*
528 * This function writes the command buffer address to the hardware and
529 * enables it.
530 */
531static void iommu_enable_command_buffer(struct amd_iommu *iommu)
532{
533 u64 entry;
534
535 BUG_ON(iommu->cmd_buf == NULL);
536
537 entry = (u64)virt_to_phys(iommu->cmd_buf);
b36ca91e 538 entry |= MMIO_CMD_SIZE_512;
58492e12 539
b36ca91e 540 memcpy_toio(iommu->mmio_base + MMIO_CMD_BUF_OFFSET,
58492e12 541 &entry, sizeof(entry));
b36ca91e 542
93f1cc67 543 amd_iommu_reset_cmd_buffer(iommu);
b36ca91e
JR		 544}
545
546static void __init free_command_buffer(struct amd_iommu *iommu)
547{
deba4bce 548 free_pages((unsigned long)iommu->cmd_buf, get_order(CMD_BUFFER_SIZE));
b36ca91e
JR		 549}
550
335503e5 551/* allocates the memory where the IOMMU will log its events to */
f2c2db53 552static int __init alloc_event_buffer(struct amd_iommu *iommu)
335503e5 553{
f2c2db53
JR		 554 iommu->evt_buf = (void *)__get_free_pages(GFP_KERNEL | __GFP_ZERO,
555 get_order(EVT_BUFFER_SIZE));
335503e5 556
f2c2db53 557 return iommu->evt_buf ? 0 : -ENOMEM;
58492e12
JR		 558}
559
560static void iommu_enable_event_buffer(struct amd_iommu *iommu)
561{
562 u64 entry;
563
564 BUG_ON(iommu->evt_buf == NULL);
565
335503e5 566 entry = (u64)virt_to_phys(iommu->evt_buf) | EVT_LEN_MASK;
58492e12 567
335503e5
JR		 568 memcpy_toio(iommu->mmio_base + MMIO_EVT_BUF_OFFSET,
569 &entry, sizeof(entry));
570
09067207
JR		 571 /* set head and tail to zero manually */
572 writel(0x00, iommu->mmio_base + MMIO_EVT_HEAD_OFFSET);
573 writel(0x00, iommu->mmio_base + MMIO_EVT_TAIL_OFFSET);
574
58492e12 575 iommu_feature_enable(iommu, CONTROL_EVT_LOG_EN);
335503e5
JR		 576}
577
578static void __init free_event_buffer(struct amd_iommu *iommu)
579{
580 free_pages((unsigned long)iommu->evt_buf, get_order(EVT_BUFFER_SIZE));
581}
582
1a29ac01 583/* allocates the memory where the IOMMU will log its events to */
f2c2db53 584static int __init alloc_ppr_log(struct amd_iommu *iommu)
1a29ac01 585{
f2c2db53
JR		 586 iommu->ppr_log = (void *)__get_free_pages(GFP_KERNEL | __GFP_ZERO,
587 get_order(PPR_LOG_SIZE));
1a29ac01 588
f2c2db53 589 return iommu->ppr_log ? 0 : -ENOMEM;
1a29ac01
JR		 590}
591
592static void iommu_enable_ppr_log(struct amd_iommu *iommu)
593{
594 u64 entry;
595
596 if (iommu->ppr_log == NULL)
597 return;
598
599 entry = (u64)virt_to_phys(iommu->ppr_log) | PPR_LOG_SIZE_512;
600
601 memcpy_toio(iommu->mmio_base + MMIO_PPR_LOG_OFFSET,
602 &entry, sizeof(entry));
603
604 /* set head and tail to zero manually */
605 writel(0x00, iommu->mmio_base + MMIO_PPR_HEAD_OFFSET);
606 writel(0x00, iommu->mmio_base + MMIO_PPR_TAIL_OFFSET);
607
608 iommu_feature_enable(iommu, CONTROL_PPFLOG_EN);
609 iommu_feature_enable(iommu, CONTROL_PPR_EN);
610}
611
612static void __init free_ppr_log(struct amd_iommu *iommu)
613{
614 if (iommu->ppr_log == NULL)
615 return;
616
617 free_pages((unsigned long)iommu->ppr_log, get_order(PPR_LOG_SIZE));
618}
619
cbc33a90
JR		 620static void iommu_enable_gt(struct amd_iommu *iommu)
621{
622 if (!iommu_feature(iommu, FEATURE_GT))
623 return;
624
625 iommu_feature_enable(iommu, CONTROL_GT_EN);
626}
627
b65233a9 628/* sets a specific bit in the device table entry. */
3566b778
JR		 629static void set_dev_entry_bit(u16 devid, u8 bit)
630{
ee6c2868
JR		 631 int i = (bit >> 6) & 0x03;
632 int _bit = bit & 0x3f;
3566b778 633
ee6c2868 634 amd_iommu_dev_table[devid].data[i] |= (1UL << _bit);
3566b778
JR		 635}
636
c5cca146
JR		 637static int get_dev_entry_bit(u16 devid, u8 bit)
638{
ee6c2868
JR		 639 int i = (bit >> 6) & 0x03;
640 int _bit = bit & 0x3f;
c5cca146 641
ee6c2868 642 return (amd_iommu_dev_table[devid].data[i] & (1UL << _bit)) >> _bit;
c5cca146
JR		 643}
644
645
646void amd_iommu_apply_erratum_63(u16 devid)
647{
648 int sysmgt;
649
650 sysmgt = get_dev_entry_bit(devid, DEV_ENTRY_SYSMGT1) |
651 (get_dev_entry_bit(devid, DEV_ENTRY_SYSMGT2) << 1);
652
653 if (sysmgt == 0x01)
654 set_dev_entry_bit(devid, DEV_ENTRY_IW);
655}
656
5ff4789d
JR		 657/* Writes the specific IOMMU for a device into the rlookup table */
658static void __init set_iommu_for_device(struct amd_iommu *iommu, u16 devid)
659{
660 amd_iommu_rlookup_table[devid] = iommu;
661}
662
b65233a9
JR		 663/*
664 * This function takes the device specific flags read from the ACPI
665 * table and sets up the device table entry with that information
666 */
5ff4789d
JR		 667static void __init set_dev_entry_from_acpi(struct amd_iommu *iommu,
668 u16 devid, u32 flags, u32 ext_flags)
3566b778
JR		 669{
670 if (flags & ACPI_DEVFLAG_INITPASS)
671 set_dev_entry_bit(devid, DEV_ENTRY_INIT_PASS);
672 if (flags & ACPI_DEVFLAG_EXTINT)
673 set_dev_entry_bit(devid, DEV_ENTRY_EINT_PASS);
674 if (flags & ACPI_DEVFLAG_NMI)
675 set_dev_entry_bit(devid, DEV_ENTRY_NMI_PASS);
676 if (flags & ACPI_DEVFLAG_SYSMGT1)
677 set_dev_entry_bit(devid, DEV_ENTRY_SYSMGT1);
678 if (flags & ACPI_DEVFLAG_SYSMGT2)
679 set_dev_entry_bit(devid, DEV_ENTRY_SYSMGT2);
680 if (flags & ACPI_DEVFLAG_LINT0)
681 set_dev_entry_bit(devid, DEV_ENTRY_LINT0_PASS);
682 if (flags & ACPI_DEVFLAG_LINT1)
683 set_dev_entry_bit(devid, DEV_ENTRY_LINT1_PASS);
3566b778 684
c5cca146
JR		 685 amd_iommu_apply_erratum_63(devid);
686
5ff4789d 687 set_iommu_for_device(iommu, devid);
3566b778
JR		 688}
689
c50e3247 690static int __init add_special_device(u8 type, u8 id, u16 *devid, bool cmd_line)
6efed63b
JR		 691{
692 struct devid_map *entry;
693 struct list_head *list;
694
31cff67f
JR		 695 if (type == IVHD_SPECIAL_IOAPIC)
696 list = &ioapic_map;
697 else if (type == IVHD_SPECIAL_HPET)
698 list = &hpet_map;
699 else
6efed63b
JR		 700 return -EINVAL;
701
31cff67f
JR		 702 list_for_each_entry(entry, list, list) {
703 if (!(entry->id == id && entry->cmd_line))
704 continue;
705
706 pr_info("AMD-Vi: Command-line override present for %s id %d - ignoring\n",
707 type == IVHD_SPECIAL_IOAPIC ? "IOAPIC" : "HPET", id);
708
c50e3247
JR		 709 *devid = entry->devid;
710
31cff67f
JR		 711 return 0;
712 }
713
6efed63b
JR		 714 entry = kzalloc(sizeof(*entry), GFP_KERNEL);
715 if (!entry)
716 return -ENOMEM;
717
31cff67f 718 entry->id = id;
c50e3247 719 entry->devid = *devid;
31cff67f 720 entry->cmd_line = cmd_line;
6efed63b
JR		 721
722 list_add_tail(&entry->list, list);
723
724 return 0;
725}
726
235dacbc
JR		 727static int __init add_early_maps(void)
728{
729 int i, ret;
730
731 for (i = 0; i < early_ioapic_map_size; ++i) {
732 ret = add_special_device(IVHD_SPECIAL_IOAPIC,
733 early_ioapic_map[i].id,
c50e3247 734 &early_ioapic_map[i].devid,
235dacbc
JR		 735 early_ioapic_map[i].cmd_line);
736 if (ret)
737 return ret;
738 }
739
740 for (i = 0; i < early_hpet_map_size; ++i) {
741 ret = add_special_device(IVHD_SPECIAL_HPET,
742 early_hpet_map[i].id,
c50e3247 743 &early_hpet_map[i].devid,
235dacbc
JR		 744 early_hpet_map[i].cmd_line);
745 if (ret)
746 return ret;
747 }
748
749 return 0;
750}
751
b65233a9 752/*
df805abb 753 * Reads the device exclusion range from ACPI and initializes the IOMMU with
b65233a9
JR		 754 * it
755 */
3566b778
JR		 756static void __init set_device_exclusion_range(u16 devid, struct ivmd_header *m)
757{
758 struct amd_iommu *iommu = amd_iommu_rlookup_table[devid];
759
760 if (!(m->flags & IVMD_FLAG_EXCL_RANGE))
761 return;
762
763 if (iommu) {
b65233a9
JR		 764 /*
765 * We only can configure exclusion ranges per IOMMU, not
766 * per device. But we can enable the exclusion range per
767 * device. This is done here
768 */
2c16c9fd 769 set_dev_entry_bit(devid, DEV_ENTRY_EX);
3566b778
JR		 770 iommu->exclusion_start = m->range_start;
771 iommu->exclusion_length = m->range_length;
772 }
773}
774
b65233a9
JR		 775/*
776 * Takes a pointer to an AMD IOMMU entry in the ACPI table and
777 * initializes the hardware and our data structures with it.
778 */
6efed63b 779static int __init init_iommu_from_acpi(struct amd_iommu *iommu,
5d0c8e49
JR		 780 struct ivhd_header *h)
781{
782 u8 *p = (u8 *)h;
783 u8 *end = p, flags = 0;
0de66d5b
JR		 784 u16 devid = 0, devid_start = 0, devid_to = 0;
785 u32 dev_i, ext_flags = 0;
58a3bee5 786 bool alias = false;
5d0c8e49 787 struct ivhd_entry *e;
235dacbc
JR		 788 int ret;
789
790
791 ret = add_early_maps();
792 if (ret)
793 return ret;
5d0c8e49
JR		 794
795 /*
e9bf5197 796 * First save the recommended feature enable bits from ACPI
5d0c8e49 797 */
e9bf5197 798 iommu->acpi_flags = h->flags;
5d0c8e49
JR		 799
800 /*
801 * Done. Now parse the device entries
802 */
803 p += sizeof(struct ivhd_header);
804 end += h->length;
805
42a698f4 806
5d0c8e49
JR		 807 while (p < end) {
808 e = (struct ivhd_entry *)p;
809 switch (e->type) {
810 case IVHD_DEV_ALL:
42a698f4 811
226e889b 812 DUMP_printk(" DEV_ALL\t\t\tflags: %02x\n", e->flags);
42a698f4 813
226e889b
JR		 814 for (dev_i = 0; dev_i <= amd_iommu_last_bdf; ++dev_i)
815 set_dev_entry_from_acpi(iommu, dev_i, e->flags, 0);
5d0c8e49
JR		 816 break;
817 case IVHD_DEV_SELECT:
42a698f4
JR		 818
819 DUMP_printk(" DEV_SELECT\t\t\t devid: %02x:%02x.%x "
820 "flags: %02x\n",
c5081cd7 821 PCI_BUS_NUM(e->devid),
42a698f4
JR		 822 PCI_SLOT(e->devid),
823 PCI_FUNC(e->devid),
824 e->flags);
825
5d0c8e49 826 devid = e->devid;
5ff4789d 827 set_dev_entry_from_acpi(iommu, devid, e->flags, 0);
5d0c8e49
JR		 828 break;
829 case IVHD_DEV_SELECT_RANGE_START:
42a698f4
JR		 830
831 DUMP_printk(" DEV_SELECT_RANGE_START\t "
832 "devid: %02x:%02x.%x flags: %02x\n",
c5081cd7 833 PCI_BUS_NUM(e->devid),
42a698f4
JR		 834 PCI_SLOT(e->devid),
835 PCI_FUNC(e->devid),
836 e->flags);
837
5d0c8e49
JR		 838 devid_start = e->devid;
839 flags = e->flags;
840 ext_flags = 0;
58a3bee5 841 alias = false;
5d0c8e49
JR		 842 break;
843 case IVHD_DEV_ALIAS:
42a698f4
JR		 844
845 DUMP_printk(" DEV_ALIAS\t\t\t devid: %02x:%02x.%x "
846 "flags: %02x devid_to: %02x:%02x.%x\n",
c5081cd7 847 PCI_BUS_NUM(e->devid),
42a698f4
JR		 848 PCI_SLOT(e->devid),
849 PCI_FUNC(e->devid),
850 e->flags,
c5081cd7 851 PCI_BUS_NUM(e->ext >> 8),
42a698f4
JR		 852 PCI_SLOT(e->ext >> 8),
853 PCI_FUNC(e->ext >> 8));
854
5d0c8e49
JR		 855 devid = e->devid;
856 devid_to = e->ext >> 8;
7a6a3a08 857 set_dev_entry_from_acpi(iommu, devid , e->flags, 0);
7455aab1 858 set_dev_entry_from_acpi(iommu, devid_to, e->flags, 0);
5d0c8e49
JR		 859 amd_iommu_alias_table[devid] = devid_to;
860 break;
861 case IVHD_DEV_ALIAS_RANGE:
42a698f4
JR		 862
863 DUMP_printk(" DEV_ALIAS_RANGE\t\t "
864 "devid: %02x:%02x.%x flags: %02x "
865 "devid_to: %02x:%02x.%x\n",
c5081cd7 866 PCI_BUS_NUM(e->devid),
42a698f4
JR		 867 PCI_SLOT(e->devid),
868 PCI_FUNC(e->devid),
869 e->flags,
c5081cd7 870 PCI_BUS_NUM(e->ext >> 8),
42a698f4
JR		 871 PCI_SLOT(e->ext >> 8),
872 PCI_FUNC(e->ext >> 8));
873
5d0c8e49
JR		 874 devid_start = e->devid;
875 flags = e->flags;
876 devid_to = e->ext >> 8;
877 ext_flags = 0;
58a3bee5 878 alias = true;
5d0c8e49
JR		 879 break;
880 case IVHD_DEV_EXT_SELECT:
42a698f4
JR		 881
882 DUMP_printk(" DEV_EXT_SELECT\t\t devid: %02x:%02x.%x "
883 "flags: %02x ext: %08x\n",
c5081cd7 884 PCI_BUS_NUM(e->devid),
42a698f4
JR		 885 PCI_SLOT(e->devid),
886 PCI_FUNC(e->devid),
887 e->flags, e->ext);
888
5d0c8e49 889 devid = e->devid;
5ff4789d
JR		 890 set_dev_entry_from_acpi(iommu, devid, e->flags,
891 e->ext);
5d0c8e49
JR		 892 break;
893 case IVHD_DEV_EXT_SELECT_RANGE:
42a698f4
JR		 894
895 DUMP_printk(" DEV_EXT_SELECT_RANGE\t devid: "
896 "%02x:%02x.%x flags: %02x ext: %08x\n",
c5081cd7 897 PCI_BUS_NUM(e->devid),
42a698f4
JR		 898 PCI_SLOT(e->devid),
899 PCI_FUNC(e->devid),
900 e->flags, e->ext);
901
5d0c8e49
JR		 902 devid_start = e->devid;
903 flags = e->flags;
904 ext_flags = e->ext;
58a3bee5 905 alias = false;
5d0c8e49
JR		 906 break;
907 case IVHD_DEV_RANGE_END:
42a698f4
JR		 908
909 DUMP_printk(" DEV_RANGE_END\t\t devid: %02x:%02x.%x\n",
c5081cd7 910 PCI_BUS_NUM(e->devid),
42a698f4
JR		 911 PCI_SLOT(e->devid),
912 PCI_FUNC(e->devid));
913
5d0c8e49
JR		 914 devid = e->devid;
915 for (dev_i = devid_start; dev_i <= devid; ++dev_i) {
7a6a3a08 916 if (alias) {
5d0c8e49 917 amd_iommu_alias_table[dev_i] = devid_to;
7a6a3a08
JR		 918 set_dev_entry_from_acpi(iommu,
919 devid_to, flags, ext_flags);
920 }
921 set_dev_entry_from_acpi(iommu, dev_i,
922 flags, ext_flags);
5d0c8e49
JR		 923 }
924 break;
6efed63b
JR		 925 case IVHD_DEV_SPECIAL: {
926 u8 handle, type;
927 const char *var;
928 u16 devid;
929 int ret;
930
931 handle = e->ext & 0xff;
932 devid = (e->ext >> 8) & 0xffff;
933 type = (e->ext >> 24) & 0xff;
934
935 if (type == IVHD_SPECIAL_IOAPIC)
936 var = "IOAPIC";
937 else if (type == IVHD_SPECIAL_HPET)
938 var = "HPET";
939 else
940 var = "UNKNOWN";
941
942 DUMP_printk(" DEV_SPECIAL(%s[%d])\t\tdevid: %02x:%02x.%x\n",
943 var, (int)handle,
c5081cd7 944 PCI_BUS_NUM(devid),
6efed63b
JR		 945 PCI_SLOT(devid),
946 PCI_FUNC(devid));
947
c50e3247 948 ret = add_special_device(type, handle, &devid, false);
6efed63b
JR		 949 if (ret)
950 return ret;
c50e3247
JR		 951
952 /*
953 * add_special_device might update the devid in case a
954 * command-line override is present. So call
955 * set_dev_entry_from_acpi after add_special_device.
956 */
957 set_dev_entry_from_acpi(iommu, devid, e->flags, 0);
958
6efed63b
JR		 959 break;
960 }
5d0c8e49
JR		 961 default:
962 break;
963 }
964
b514e555 965 p += ivhd_entry_length(p);
5d0c8e49 966 }
6efed63b
JR		 967
968 return 0;
5d0c8e49
JR		 969}
970
e47d402d
JR		 971static void __init free_iommu_one(struct amd_iommu *iommu)
972{
973 free_command_buffer(iommu);
335503e5 974 free_event_buffer(iommu);
1a29ac01 975 free_ppr_log(iommu);
e47d402d
JR		 976 iommu_unmap_mmio_space(iommu);
977}
978
979static void __init free_iommu_all(void)
980{
981 struct amd_iommu *iommu, *next;
982
3bd22172 983 for_each_iommu_safe(iommu, next) {
e47d402d
JR		 984 list_del(&iommu->list);
985 free_iommu_one(iommu);
986 kfree(iommu);
987 }
988}
989
318fe782
SS		 990/*
991 * Family15h Model 10h-1fh erratum 746 (IOMMU Logging May Stall Translations)
992 * Workaround:
993 * BIOS should disable L2B micellaneous clock gating by setting
994 * L2_L2B_CK_GATE_CONTROL[CKGateL2BMiscDisable](D0F2xF4_x90[2]) = 1b
995 */
e2f1a3bd 996static void amd_iommu_erratum_746_workaround(struct amd_iommu *iommu)
318fe782
SS		 997{
998 u32 value;
999
1000 if ((boot_cpu_data.x86 != 0x15) ||
1001 (boot_cpu_data.x86_model < 0x10) ||
1002 (boot_cpu_data.x86_model > 0x1f))
1003 return;
1004
1005 pci_write_config_dword(iommu->dev, 0xf0, 0x90);
1006 pci_read_config_dword(iommu->dev, 0xf4, &value);
1007
1008 if (value & BIT(2))
1009 return;
1010
1011 /* Select NB indirect register 0x90 and enable writing */
1012 pci_write_config_dword(iommu->dev, 0xf0, 0x90 | (1 << 8));
1013
1014 pci_write_config_dword(iommu->dev, 0xf4, value | 0x4);
1015 pr_info("AMD-Vi: Applying erratum 746 workaround for IOMMU at %s\n",
1016 dev_name(&iommu->dev->dev));
1017
1018 /* Clear the enable writing bit */
1019 pci_write_config_dword(iommu->dev, 0xf0, 0x90);
1020}
1021
358875fd
JC		 1022/*
1023 * Family15h Model 30h-3fh (IOMMU Mishandles ATS Write Permission)
1024 * Workaround:
1025 * BIOS should enable ATS write permission check by setting
1026 * L2_DEBUG_3[AtsIgnoreIWDis](D0F2xF4_x47[0]) = 1b
1027 */
1028static void amd_iommu_ats_write_check_workaround(struct amd_iommu *iommu)
1029{
1030 u32 value;
1031
1032 if ((boot_cpu_data.x86 != 0x15) ||
1033 (boot_cpu_data.x86_model < 0x30) ||
1034 (boot_cpu_data.x86_model > 0x3f))
1035 return;
1036
1037 /* Test L2_DEBUG_3[AtsIgnoreIWDis] == 1 */
1038 value = iommu_read_l2(iommu, 0x47);
1039
1040 if (value & BIT(0))
1041 return;
1042
1043 /* Set L2_DEBUG_3[AtsIgnoreIWDis] = 1 */
1044 iommu_write_l2(iommu, 0x47, value | BIT(0));
1045
1046 pr_info("AMD-Vi: Applying ATS write check workaround for IOMMU at %s\n",
1047 dev_name(&iommu->dev->dev));
1048}
1049
b65233a9
JR		 1050/*
1051 * This function clues the initialization function for one IOMMU
1052 * together and also allocates the command buffer and programs the
1053 * hardware. It does NOT enable the IOMMU. This is done afterwards.
1054 */
e47d402d
JR		 1055static int __init init_iommu_one(struct amd_iommu *iommu, struct ivhd_header *h)
1056{
6efed63b
JR		 1057 int ret;
1058
e47d402d 1059 spin_lock_init(&iommu->lock);
bb52777e
JR		 1060
1061 /* Add IOMMU to internal data structures */
e47d402d 1062 list_add_tail(&iommu->list, &amd_iommu_list);
bb52777e
JR		 1063 iommu->index = amd_iommus_present++;
1064
1065 if (unlikely(iommu->index >= MAX_IOMMUS)) {
1066 WARN(1, "AMD-Vi: System has more IOMMUs than supported by this driver\n");
1067 return -ENOSYS;
1068 }
1069
1070 /* Index is fine - add IOMMU to the array */
1071 amd_iommus[iommu->index] = iommu;
e47d402d
JR		 1072
1073 /*
1074 * Copy data from ACPI table entry to the iommu struct
1075 */
23c742db 1076 iommu->devid = h->devid;
e47d402d 1077 iommu->cap_ptr = h->cap_ptr;
ee893c24 1078 iommu->pci_seg = h->pci_seg;
e47d402d 1079 iommu->mmio_phys = h->mmio_phys;
30861ddc
SK		 1080
1081 /* Check if IVHD EFR contains proper max banks/counters */
1082 if ((h->efr != 0) &&
1083 ((h->efr & (0xF << 13)) != 0) &&
1084 ((h->efr & (0x3F << 17)) != 0)) {
1085 iommu->mmio_phys_end = MMIO_REG_END_OFFSET;
1086 } else {
1087 iommu->mmio_phys_end = MMIO_CNTR_CONF_OFFSET;
1088 }
1089
1090 iommu->mmio_base = iommu_map_mmio_space(iommu->mmio_phys,
1091 iommu->mmio_phys_end);
e47d402d
JR		 1092 if (!iommu->mmio_base)
1093 return -ENOMEM;
1094
f2c2db53 1095 if (alloc_command_buffer(iommu))
e47d402d
JR		 1096 return -ENOMEM;
1097
f2c2db53 1098 if (alloc_event_buffer(iommu))
335503e5
JR		 1099 return -ENOMEM;
1100
a80dc3e0
JR		 1101 iommu->int_enabled = false;
1102
6efed63b
JR		 1103 ret = init_iommu_from_acpi(iommu, h);
1104 if (ret)
1105 return ret;
f6fec00a 1106
7c71d306
JL		 1107 ret = amd_iommu_create_irq_domain(iommu);
1108 if (ret)
1109 return ret;
1110
f6fec00a
JR		 1111 /*
1112 * Make sure IOMMU is not considered to translate itself. The IVRS
1113 * table tells us so, but this is a lie!
1114 */
1115 amd_iommu_rlookup_table[iommu->devid] = NULL;
1116
23c742db 1117 return 0;
e47d402d
JR		 1118}
1119
b65233a9
JR		 1120/*
1121 * Iterates over all IOMMU entries in the ACPI table, allocates the
1122 * IOMMU structure and initializes it with init_iommu_one()
1123 */
e47d402d
JR		 1124static int __init init_iommu_all(struct acpi_table_header *table)
1125{
1126 u8 *p = (u8 *)table, *end = (u8 *)table;
1127 struct ivhd_header *h;
1128 struct amd_iommu *iommu;
1129 int ret;
1130
e47d402d
JR		 1131 end += table->length;
1132 p += IVRS_HEADER_LENGTH;
1133
1134 while (p < end) {
1135 h = (struct ivhd_header *)p;
1136 switch (*p) {
1137 case ACPI_IVHD_TYPE:
9c72041f 1138
ae908c22 1139 DUMP_printk("device: %02x:%02x.%01x cap: %04x "
9c72041f 1140 "seg: %d flags: %01x info %04x\n",
c5081cd7 1141 PCI_BUS_NUM(h->devid), PCI_SLOT(h->devid),
9c72041f
JR		 1142 PCI_FUNC(h->devid), h->cap_ptr,
1143 h->pci_seg, h->flags, h->info);
1144 DUMP_printk(" mmio-addr: %016llx\n",
1145 h->mmio_phys);
1146
e47d402d 1147 iommu = kzalloc(sizeof(struct amd_iommu), GFP_KERNEL);
02f3b3f5
JR		 1148 if (iommu == NULL)
1149 return -ENOMEM;
3551a708 1150
e47d402d 1151 ret = init_iommu_one(iommu, h);
02f3b3f5
JR		 1152 if (ret)
1153 return ret;
e47d402d
JR		 1154 break;
1155 default:
1156 break;
1157 }
1158 p += h->length;
1159
1160 }
1161 WARN_ON(p != end);
1162
1163 return 0;
1164}
1165
30861ddc
SK		 1166
1167static void init_iommu_perf_ctr(struct amd_iommu *iommu)
1168{
1169 u64 val = 0xabcd, val2 = 0;
1170
1171 if (!iommu_feature(iommu, FEATURE_PC))
1172 return;
1173
1174 amd_iommu_pc_present = true;
1175
1176 /* Check if the performance counters can be written to */
38e45d02
SS		 1177 if ((0 != iommu_pc_get_set_reg_val(iommu, 0, 0, 0, &val, true)) ||
1178 (0 != iommu_pc_get_set_reg_val(iommu, 0, 0, 0, &val2, false)) ||
30861ddc
SK		 1179 (val != val2)) {
1180 pr_err("AMD-Vi: Unable to write to IOMMU perf counter.\n");
1181 amd_iommu_pc_present = false;
1182 return;
1183 }
1184
1185 pr_info("AMD-Vi: IOMMU performance counters supported\n");
1186
1187 val = readl(iommu->mmio_base + MMIO_CNTR_CONF_OFFSET);
1188 iommu->max_banks = (u8) ((val >> 12) & 0x3f);
1189 iommu->max_counters = (u8) ((val >> 7) & 0xf);
1190}
1191
066f2e98
AW		 1192static ssize_t amd_iommu_show_cap(struct device *dev,
1193 struct device_attribute *attr,
1194 char *buf)
1195{
1196 struct amd_iommu *iommu = dev_get_drvdata(dev);
1197 return sprintf(buf, "%x\n", iommu->cap);
1198}
1199static DEVICE_ATTR(cap, S_IRUGO, amd_iommu_show_cap, NULL);
1200
1201static ssize_t amd_iommu_show_features(struct device *dev,
1202 struct device_attribute *attr,
1203 char *buf)
1204{
1205 struct amd_iommu *iommu = dev_get_drvdata(dev);
1206 return sprintf(buf, "%llx\n", iommu->features);
1207}
1208static DEVICE_ATTR(features, S_IRUGO, amd_iommu_show_features, NULL);
1209
1210static struct attribute *amd_iommu_attrs[] = {
1211 &dev_attr_cap.attr,
1212 &dev_attr_features.attr,
1213 NULL,
1214};
1215
1216static struct attribute_group amd_iommu_group = {
1217 .name = "amd-iommu",
1218 .attrs = amd_iommu_attrs,
1219};
1220
1221static const struct attribute_group *amd_iommu_groups[] = {
1222 &amd_iommu_group,
1223 NULL,
1224};
30861ddc 1225
23c742db
JR		 1226static int iommu_init_pci(struct amd_iommu *iommu)
1227{
1228 int cap_ptr = iommu->cap_ptr;
1229 u32 range, misc, low, high;
1230
c5081cd7 1231 iommu->dev = pci_get_bus_and_slot(PCI_BUS_NUM(iommu->devid),
23c742db
JR		 1232 iommu->devid & 0xff);
1233 if (!iommu->dev)
1234 return -ENODEV;
1235
cbbc00be
JL		 1236 /* Prevent binding other PCI device drivers to IOMMU devices */
1237 iommu->dev->match_driver = false;
1238
23c742db
JR		 1239 pci_read_config_dword(iommu->dev, cap_ptr + MMIO_CAP_HDR_OFFSET,
1240 &iommu->cap);
1241 pci_read_config_dword(iommu->dev, cap_ptr + MMIO_RANGE_OFFSET,
1242 &range);
1243 pci_read_config_dword(iommu->dev, cap_ptr + MMIO_MISC_OFFSET,
1244 &misc);
1245
23c742db
JR		 1246 if (!(iommu->cap & (1 << IOMMU_CAP_IOTLB)))
1247 amd_iommu_iotlb_sup = false;
1248
1249 /* read extended feature bits */
1250 low = readl(iommu->mmio_base + MMIO_EXT_FEATURES);
1251 high = readl(iommu->mmio_base + MMIO_EXT_FEATURES + 4);
1252
1253 iommu->features = ((u64)high << 32) | low;
1254
1255 if (iommu_feature(iommu, FEATURE_GT)) {
1256 int glxval;
a919a018
SS		 1257 u32 max_pasid;
1258 u64 pasmax;
23c742db 1259
a919a018
SS		 1260 pasmax = iommu->features & FEATURE_PASID_MASK;
1261 pasmax >>= FEATURE_PASID_SHIFT;
1262 max_pasid = (1 << (pasmax + 1)) - 1;
23c742db 1263
a919a018
SS		 1264 amd_iommu_max_pasid = min(amd_iommu_max_pasid, max_pasid);
1265
1266 BUG_ON(amd_iommu_max_pasid & ~PASID_MASK);
23c742db
JR		 1267
1268 glxval = iommu->features & FEATURE_GLXVAL_MASK;
1269 glxval >>= FEATURE_GLXVAL_SHIFT;
1270
1271 if (amd_iommu_max_glx_val == -1)
1272 amd_iommu_max_glx_val = glxval;
1273 else
1274 amd_iommu_max_glx_val = min(amd_iommu_max_glx_val, glxval);
1275 }
1276
1277 if (iommu_feature(iommu, FEATURE_GT) &&
1278 iommu_feature(iommu, FEATURE_PPR)) {
1279 iommu->is_iommu_v2 = true;
1280 amd_iommu_v2_present = true;
1281 }
1282
f2c2db53
JR		 1283 if (iommu_feature(iommu, FEATURE_PPR) && alloc_ppr_log(iommu))
1284 return -ENOMEM;
23c742db
JR		 1285
1286 if (iommu->cap & (1UL << IOMMU_CAP_NPCACHE))
1287 amd_iommu_np_cache = true;
1288
30861ddc
SK		 1289 init_iommu_perf_ctr(iommu);
1290
23c742db
JR		 1291 if (is_rd890_iommu(iommu->dev)) {
1292 int i, j;
1293
1294 iommu->root_pdev = pci_get_bus_and_slot(iommu->dev->bus->number,
1295 PCI_DEVFN(0, 0));
1296
1297 /*
1298 * Some rd890 systems may not be fully reconfigured by the
1299 * BIOS, so it's necessary for us to store this information so
1300 * it can be reprogrammed on resume
1301 */
1302 pci_read_config_dword(iommu->dev, iommu->cap_ptr + 4,
1303 &iommu->stored_addr_lo);
1304 pci_read_config_dword(iommu->dev, iommu->cap_ptr + 8,
1305 &iommu->stored_addr_hi);
1306
1307 /* Low bit locks writes to configuration space */
1308 iommu->stored_addr_lo &= ~1;
1309
1310 for (i = 0; i < 6; i++)
1311 for (j = 0; j < 0x12; j++)
1312 iommu->stored_l1[i][j] = iommu_read_l1(iommu, i, j);
1313
1314 for (i = 0; i < 0x83; i++)
1315 iommu->stored_l2[i] = iommu_read_l2(iommu, i);
1316 }
1317
318fe782 1318 amd_iommu_erratum_746_workaround(iommu);
358875fd 1319 amd_iommu_ats_write_check_workaround(iommu);
318fe782 1320
066f2e98
AW		 1321 iommu->iommu_dev = iommu_device_create(&iommu->dev->dev, iommu,
1322 amd_iommu_groups, "ivhd%d",
1323 iommu->index);
1324
23c742db
JR		 1325 return pci_enable_device(iommu->dev);
1326}
1327
4d121c32
JR		 1328static void print_iommu_info(void)
1329{
1330 static const char * const feat_str[] = {
1331 "PreF", "PPR", "X2APIC", "NX", "GT", "[5]",
1332 "IA", "GA", "HE", "PC"
1333 };
1334 struct amd_iommu *iommu;
1335
1336 for_each_iommu(iommu) {
1337 int i;
1338
1339 pr_info("AMD-Vi: Found IOMMU at %s cap 0x%hx\n",
1340 dev_name(&iommu->dev->dev), iommu->cap_ptr);
1341
1342 if (iommu->cap & (1 << IOMMU_CAP_EFR)) {
1343 pr_info("AMD-Vi: Extended features: ");
2bd5ed00 1344 for (i = 0; i < ARRAY_SIZE(feat_str); ++i) {
4d121c32
JR		 1345 if (iommu_feature(iommu, (1ULL << i)))
1346 pr_cont(" %s", feat_str[i]);
1347 }
30861ddc 1348 pr_cont("\n");
500c25ed 1349 }
4d121c32 1350 }
ebe60bbf
JR		 1351 if (irq_remapping_enabled)
1352 pr_info("AMD-Vi: Interrupt remapping enabled\n");
4d121c32
JR		 1353}
1354
2c0ae172 1355static int __init amd_iommu_init_pci(void)
23c742db
JR		 1356{
1357 struct amd_iommu *iommu;
1358 int ret = 0;
1359
1360 for_each_iommu(iommu) {
1361 ret = iommu_init_pci(iommu);
1362 if (ret)
1363 break;
1364 }
1365
aafd8ba0
JR		 1366 init_device_table_dma();
1367
1368 for_each_iommu(iommu)
1369 iommu_flush_all_caches(iommu);
1370
3a18404c 1371 ret = amd_iommu_init_api();
23c742db 1372
3a18404c
JR		 1373 if (!ret)
1374 print_iommu_info();
4d121c32 1375
23c742db
JR		 1376 return ret;
1377}
1378
a80dc3e0
JR		 1379/****************************************************************************
1380 *
1381 * The following functions initialize the MSI interrupts for all IOMMUs
df805abb 1382 * in the system. It's a bit challenging because there could be multiple
a80dc3e0
JR		 1383 * IOMMUs per PCI BDF but we can call pci_enable_msi(x) only once per
1384 * pci_dev.
1385 *
1386 ****************************************************************************/
1387
9f800de3 1388static int iommu_setup_msi(struct amd_iommu *iommu)
a80dc3e0
JR		 1389{
1390 int r;
a80dc3e0 1391
9ddd592a
JR		 1392 r = pci_enable_msi(iommu->dev);
1393 if (r)
1394 return r;
a80dc3e0 1395
72fe00f0
JR		 1396 r = request_threaded_irq(iommu->dev->irq,
1397 amd_iommu_int_handler,
1398 amd_iommu_int_thread,
1399 0, "AMD-Vi",
3f398bc7 1400 iommu);
a80dc3e0
JR		 1401
1402 if (r) {
1403 pci_disable_msi(iommu->dev);
9ddd592a 1404 return r;
a80dc3e0
JR		 1405 }
1406
fab6afa3 1407 iommu->int_enabled = true;
1a29ac01 1408
a80dc3e0
JR		 1409 return 0;
1410}
1411
05f92db9 1412static int iommu_init_msi(struct amd_iommu *iommu)
a80dc3e0 1413{
9ddd592a
JR		 1414 int ret;
1415
a80dc3e0 1416 if (iommu->int_enabled)
9ddd592a 1417 goto enable_faults;
a80dc3e0 1418
82fcfc67 1419 if (iommu->dev->msi_cap)
9ddd592a
JR		 1420 ret = iommu_setup_msi(iommu);
1421 else
1422 ret = -ENODEV;
1423
1424 if (ret)
1425 return ret;
a80dc3e0 1426
9ddd592a
JR		 1427enable_faults:
1428 iommu_feature_enable(iommu, CONTROL_EVT_INT_EN);
a80dc3e0 1429
9ddd592a
JR		 1430 if (iommu->ppr_log != NULL)
1431 iommu_feature_enable(iommu, CONTROL_PPFINT_EN);
1432
1433 return 0;
a80dc3e0
JR		 1434}
1435
b65233a9
JR		 1436/****************************************************************************
1437 *
1438 * The next functions belong to the third pass of parsing the ACPI
1439 * table. In this last pass the memory mapping requirements are
df805abb 1440 * gathered (like exclusion and unity mapping ranges).
b65233a9
JR		 1441 *
1442 ****************************************************************************/
1443
be2a022c
JR		 1444static void __init free_unity_maps(void)
1445{
1446 struct unity_map_entry *entry, *next;
1447
1448 list_for_each_entry_safe(entry, next, &amd_iommu_unity_map, list) {
1449 list_del(&entry->list);
1450 kfree(entry);
1451 }
1452}
1453
b65233a9 1454/* called when we find an exclusion range definition in ACPI */
be2a022c
JR		 1455static int __init init_exclusion_range(struct ivmd_header *m)
1456{
1457 int i;
1458
1459 switch (m->type) {
1460 case ACPI_IVMD_TYPE:
1461 set_device_exclusion_range(m->devid, m);
1462 break;
1463 case ACPI_IVMD_TYPE_ALL:
3a61ec38 1464 for (i = 0; i <= amd_iommu_last_bdf; ++i)
be2a022c
JR		 1465 set_device_exclusion_range(i, m);
1466 break;
1467 case ACPI_IVMD_TYPE_RANGE:
1468 for (i = m->devid; i <= m->aux; ++i)
1469 set_device_exclusion_range(i, m);
1470 break;
1471 default:
1472 break;
1473 }
1474
1475 return 0;
1476}
1477
b65233a9 1478/* called for unity map ACPI definition */
be2a022c
JR		 1479static int __init init_unity_map_range(struct ivmd_header *m)
1480{
98f1ad25 1481 struct unity_map_entry *e = NULL;
02acc43a 1482 char *s;
be2a022c
JR		 1483
1484 e = kzalloc(sizeof(*e), GFP_KERNEL);
1485 if (e == NULL)
1486 return -ENOMEM;
1487
1488 switch (m->type) {
1489 default:
0bc252f4
JR		 1490 kfree(e);
1491 return 0;
be2a022c 1492 case ACPI_IVMD_TYPE:
02acc43a 1493 s = "IVMD_TYPEi\t\t\t";
be2a022c
JR		 1494 e->devid_start = e->devid_end = m->devid;
1495 break;
1496 case ACPI_IVMD_TYPE_ALL:
02acc43a 1497 s = "IVMD_TYPE_ALL\t\t";
be2a022c
JR		 1498 e->devid_start = 0;
1499 e->devid_end = amd_iommu_last_bdf;
1500 break;
1501 case ACPI_IVMD_TYPE_RANGE:
02acc43a 1502 s = "IVMD_TYPE_RANGE\t\t";
be2a022c
JR		 1503 e->devid_start = m->devid;
1504 e->devid_end = m->aux;
1505 break;
1506 }
1507 e->address_start = PAGE_ALIGN(m->range_start);
1508 e->address_end = e->address_start + PAGE_ALIGN(m->range_length);
1509 e->prot = m->flags >> 1;
1510
02acc43a
JR		 1511 DUMP_printk("%s devid_start: %02x:%02x.%x devid_end: %02x:%02x.%x"
1512 " range_start: %016llx range_end: %016llx flags: %x\n", s,
c5081cd7
SK		 1513 PCI_BUS_NUM(e->devid_start), PCI_SLOT(e->devid_start),
1514 PCI_FUNC(e->devid_start), PCI_BUS_NUM(e->devid_end),
02acc43a
JR		 1515 PCI_SLOT(e->devid_end), PCI_FUNC(e->devid_end),
1516 e->address_start, e->address_end, m->flags);
1517
be2a022c
JR		 1518 list_add_tail(&e->list, &amd_iommu_unity_map);
1519
1520 return 0;
1521}
1522
b65233a9 1523/* iterates over all memory definitions we find in the ACPI table */
be2a022c
JR		 1524static int __init init_memory_definitions(struct acpi_table_header *table)
1525{
1526 u8 *p = (u8 *)table, *end = (u8 *)table;
1527 struct ivmd_header *m;
1528
be2a022c
JR		 1529 end += table->length;
1530 p += IVRS_HEADER_LENGTH;
1531
1532 while (p < end) {
1533 m = (struct ivmd_header *)p;
1534 if (m->flags & IVMD_FLAG_EXCL_RANGE)
1535 init_exclusion_range(m);
1536 else if (m->flags & IVMD_FLAG_UNITY_MAP)
1537 init_unity_map_range(m);
1538
1539 p += m->length;
1540 }
1541
1542 return 0;
1543}
1544
9f5f5fb3
JR		 1545/*
1546 * Init the device table to not allow DMA access for devices and
1547 * suppress all page faults
1548 */
33f28c59 1549static void init_device_table_dma(void)
9f5f5fb3 1550{
0de66d5b 1551 u32 devid;
9f5f5fb3
JR		 1552
1553 for (devid = 0; devid <= amd_iommu_last_bdf; ++devid) {
1554 set_dev_entry_bit(devid, DEV_ENTRY_VALID);
1555 set_dev_entry_bit(devid, DEV_ENTRY_TRANSLATION);
9f5f5fb3
JR		 1556 }
1557}
1558
d04e0ba3
JR		 1559static void __init uninit_device_table_dma(void)
1560{
1561 u32 devid;
1562
1563 for (devid = 0; devid <= amd_iommu_last_bdf; ++devid) {
1564 amd_iommu_dev_table[devid].data[0] = 0ULL;
1565 amd_iommu_dev_table[devid].data[1] = 0ULL;
1566 }
1567}
1568
33f28c59
JR		 1569static void init_device_table(void)
1570{
1571 u32 devid;
1572
1573 if (!amd_iommu_irq_remap)
1574 return;
1575
1576 for (devid = 0; devid <= amd_iommu_last_bdf; ++devid)
1577 set_dev_entry_bit(devid, DEV_ENTRY_IRQ_TBL_EN);
1578}
1579
e9bf5197
JR		 1580static void iommu_init_flags(struct amd_iommu *iommu)
1581{
1582 iommu->acpi_flags & IVHD_FLAG_HT_TUN_EN_MASK ?
1583 iommu_feature_enable(iommu, CONTROL_HT_TUN_EN) :
1584 iommu_feature_disable(iommu, CONTROL_HT_TUN_EN);
1585
1586 iommu->acpi_flags & IVHD_FLAG_PASSPW_EN_MASK ?
1587 iommu_feature_enable(iommu, CONTROL_PASSPW_EN) :
1588 iommu_feature_disable(iommu, CONTROL_PASSPW_EN);
1589
1590 iommu->acpi_flags & IVHD_FLAG_RESPASSPW_EN_MASK ?
1591 iommu_feature_enable(iommu, CONTROL_RESPASSPW_EN) :
1592 iommu_feature_disable(iommu, CONTROL_RESPASSPW_EN);
1593
1594 iommu->acpi_flags & IVHD_FLAG_ISOC_EN_MASK ?
1595 iommu_feature_enable(iommu, CONTROL_ISOC_EN) :
1596 iommu_feature_disable(iommu, CONTROL_ISOC_EN);
1597
1598 /*
1599 * make IOMMU memory accesses cache coherent
1600 */
1601 iommu_feature_enable(iommu, CONTROL_COHERENT_EN);
1456e9d2
JR		 1602
1603 /* Set IOTLB invalidation timeout to 1s */
1604 iommu_set_inv_tlb_timeout(iommu, CTRL_INV_TO_1S);
e9bf5197
JR		 1605}
1606
5bcd757f 1607static void iommu_apply_resume_quirks(struct amd_iommu *iommu)
4c894f47 1608{
5bcd757f
MG		 1609 int i, j;
1610 u32 ioc_feature_control;
c1bf94ec 1611 struct pci_dev *pdev = iommu->root_pdev;
5bcd757f
MG		 1612
1613 /* RD890 BIOSes may not have completely reconfigured the iommu */
c1bf94ec 1614 if (!is_rd890_iommu(iommu->dev) || !pdev)
5bcd757f
MG		 1615 return;
1616
1617 /*
1618 * First, we need to ensure that the iommu is enabled. This is
1619 * controlled by a register in the northbridge
1620 */
5bcd757f
MG		 1621
1622 /* Select Northbridge indirect register 0x75 and enable writing */
1623 pci_write_config_dword(pdev, 0x60, 0x75 | (1 << 7));
1624 pci_read_config_dword(pdev, 0x64, &ioc_feature_control);
1625
1626 /* Enable the iommu */
1627 if (!(ioc_feature_control & 0x1))
1628 pci_write_config_dword(pdev, 0x64, ioc_feature_control | 1);
1629
5bcd757f
MG		 1630 /* Restore the iommu BAR */
1631 pci_write_config_dword(iommu->dev, iommu->cap_ptr + 4,
1632 iommu->stored_addr_lo);
1633 pci_write_config_dword(iommu->dev, iommu->cap_ptr + 8,
1634 iommu->stored_addr_hi);
1635
1636 /* Restore the l1 indirect regs for each of the 6 l1s */
1637 for (i = 0; i < 6; i++)
1638 for (j = 0; j < 0x12; j++)
1639 iommu_write_l1(iommu, i, j, iommu->stored_l1[i][j]);
1640
1641 /* Restore the l2 indirect regs */
1642 for (i = 0; i < 0x83; i++)
1643 iommu_write_l2(iommu, i, iommu->stored_l2[i]);
1644
1645 /* Lock PCI setup registers */
1646 pci_write_config_dword(iommu->dev, iommu->cap_ptr + 4,
1647 iommu->stored_addr_lo | 1);
4c894f47
JR		 1648}
1649
b65233a9
JR		 1650/*
1651 * This function finally enables all IOMMUs found in the system after
1652 * they have been initialized
1653 */
11ee5ac4 1654static void early_enable_iommus(void)
8736197b
JR		 1655{
1656 struct amd_iommu *iommu;
1657
3bd22172 1658 for_each_iommu(iommu) {
a8c485bb 1659 iommu_disable(iommu);
e9bf5197 1660 iommu_init_flags(iommu);
58492e12
JR		 1661 iommu_set_device_table(iommu);
1662 iommu_enable_command_buffer(iommu);
1663 iommu_enable_event_buffer(iommu);
8736197b
JR		 1664 iommu_set_exclusion_range(iommu);
1665 iommu_enable(iommu);
7d0c5cc5 1666 iommu_flush_all_caches(iommu);
8736197b
JR		 1667 }
1668}
1669
11ee5ac4
JR		 1670static void enable_iommus_v2(void)
1671{
1672 struct amd_iommu *iommu;
1673
1674 for_each_iommu(iommu) {
1675 iommu_enable_ppr_log(iommu);
1676 iommu_enable_gt(iommu);
1677 }
1678}
1679
1680static void enable_iommus(void)
1681{
1682 early_enable_iommus();
1683
1684 enable_iommus_v2();
1685}
1686
92ac4320
JR		 1687static void disable_iommus(void)
1688{
1689 struct amd_iommu *iommu;
1690
1691 for_each_iommu(iommu)
1692 iommu_disable(iommu);
1693}
1694
7441e9cb
JR		 1695/*
1696 * Suspend/Resume support
1697 * disable suspend until real resume implemented
1698 */
1699
f3c6ea1b 1700static void amd_iommu_resume(void)
7441e9cb 1701{
5bcd757f
MG		 1702 struct amd_iommu *iommu;
1703
1704 for_each_iommu(iommu)
1705 iommu_apply_resume_quirks(iommu);
1706
736501ee
JR		 1707 /* re-load the hardware */
1708 enable_iommus();
3d9761e7
JR		 1709
1710 amd_iommu_enable_interrupts();
7441e9cb
JR		 1711}
1712
f3c6ea1b 1713static int amd_iommu_suspend(void)
7441e9cb 1714{
736501ee
JR		 1715 /* disable IOMMUs to go out of the way for BIOS */
1716 disable_iommus();
1717
1718 return 0;
7441e9cb
JR		 1719}
1720
f3c6ea1b 1721static struct syscore_ops amd_iommu_syscore_ops = {
7441e9cb
JR		 1722 .suspend = amd_iommu_suspend,
1723 .resume = amd_iommu_resume,
1724};
1725
8704a1ba
JR		 1726static void __init free_on_init_error(void)
1727{
0ea2c422
JR		 1728 free_pages((unsigned long)irq_lookup_table,
1729 get_order(rlookup_table_size));
8704a1ba 1730
a591989a
JL		 1731 kmem_cache_destroy(amd_iommu_irq_cache);
1732 amd_iommu_irq_cache = NULL;
8704a1ba
JR		 1733
1734 free_pages((unsigned long)amd_iommu_rlookup_table,
1735 get_order(rlookup_table_size));
1736
1737 free_pages((unsigned long)amd_iommu_alias_table,
1738 get_order(alias_table_size));
1739
1740 free_pages((unsigned long)amd_iommu_dev_table,
1741 get_order(dev_table_size));
1742
1743 free_iommu_all();
1744
8704a1ba
JR		 1745#ifdef CONFIG_GART_IOMMU
1746 /*
1747 * We failed to initialize the AMD IOMMU - try fallback to GART
1748 * if possible.
1749 */
1750 gart_iommu_init();
1751
1752#endif
1753}
1754
c2ff5cf5
JR		 1755/* SB IOAPIC is always on this device in AMD systems */
1756#define IOAPIC_SB_DEVID ((0x00 << 8) | PCI_DEVFN(0x14, 0))
1757
eb1eb7ae
JR		 1758static bool __init check_ioapic_information(void)
1759{
dfbb6d47 1760 const char *fw_bug = FW_BUG;
c2ff5cf5 1761 bool ret, has_sb_ioapic;
eb1eb7ae
JR		 1762 int idx;
1763
c2ff5cf5
JR		 1764 has_sb_ioapic = false;
1765 ret = false;
eb1eb7ae 1766
dfbb6d47
JR		 1767 /*
1768 * If we have map overrides on the kernel command line the
1769 * messages in this function might not describe firmware bugs
1770 * anymore - so be careful
1771 */
1772 if (cmdline_maps)
1773 fw_bug = "";
1774
c2ff5cf5
JR		 1775 for (idx = 0; idx < nr_ioapics; idx++) {
1776 int devid, id = mpc_ioapic_id(idx);
1777
1778 devid = get_ioapic_devid(id);
1779 if (devid < 0) {
dfbb6d47
JR		 1780 pr_err("%sAMD-Vi: IOAPIC[%d] not in IVRS table\n",
1781 fw_bug, id);
c2ff5cf5
JR		 1782 ret = false;
1783 } else if (devid == IOAPIC_SB_DEVID) {
1784 has_sb_ioapic = true;
1785 ret = true;
eb1eb7ae
JR		 1786 }
1787 }
1788
c2ff5cf5
JR		 1789 if (!has_sb_ioapic) {
1790 /*
1791 * We expect the SB IOAPIC to be listed in the IVRS
1792 * table. The system timer is connected to the SB IOAPIC
1793 * and if we don't have it in the list the system will
1794 * panic at boot time. This situation usually happens
1795 * when the BIOS is buggy and provides us the wrong
1796 * device id for the IOAPIC in the system.
1797 */
dfbb6d47 1798 pr_err("%sAMD-Vi: No southbridge IOAPIC found\n", fw_bug);
c2ff5cf5
JR		 1799 }
1800
1801 if (!ret)
dfbb6d47 1802 pr_err("AMD-Vi: Disabling interrupt remapping\n");
c2ff5cf5
JR		 1803
1804 return ret;
eb1eb7ae
JR		 1805}
1806
d04e0ba3
JR		 1807static void __init free_dma_resources(void)
1808{
d04e0ba3
JR		 1809 free_pages((unsigned long)amd_iommu_pd_alloc_bitmap,
1810 get_order(MAX_DOMAIN_ID/8));
1811
1812 free_unity_maps();
1813}
1814
b65233a9 1815/*
8704a1ba
JR		 1816 * This is the hardware init function for AMD IOMMU in the system.
1817 * This function is called either from amd_iommu_init or from the interrupt
1818 * remapping setup code.
b65233a9
JR		 1819 *
1820 * This function basically parses the ACPI table for AMD IOMMU (IVRS)
1821 * three times:
1822 *
1823 * 1 pass) Find the highest PCI device id the driver has to handle.
1824 * Upon this information the size of the data structures is
1825 * determined that needs to be allocated.
1826 *
1827 * 2 pass) Initialize the data structures just allocated with the
1828 * information in the ACPI table about available AMD IOMMUs
1829 * in the system. It also maps the PCI devices in the
1830 * system to specific IOMMUs
1831 *
1832 * 3 pass) After the basic data structures are allocated and
1833 * initialized we update them with information about memory
1834 * remapping requirements parsed out of the ACPI table in
1835 * this last pass.
1836 *
8704a1ba
JR		 1837 * After everything is set up the IOMMUs are enabled and the necessary
1838 * hotplug and suspend notifiers are registered.
b65233a9 1839 */
643511b3 1840static int __init early_amd_iommu_init(void)
fe74c9cf 1841{
02f3b3f5
JR		 1842 struct acpi_table_header *ivrs_base;
1843 acpi_size ivrs_size;
1844 acpi_status status;
fe74c9cf
JR		 1845 int i, ret = 0;
1846
643511b3 1847 if (!amd_iommu_detected)
8704a1ba
JR		 1848 return -ENODEV;
1849
02f3b3f5
JR		 1850 status = acpi_get_table_with_size("IVRS", 0, &ivrs_base, &ivrs_size);
1851 if (status == AE_NOT_FOUND)
1852 return -ENODEV;
1853 else if (ACPI_FAILURE(status)) {
1854 const char *err = acpi_format_exception(status);
1855 pr_err("AMD-Vi: IVRS table error: %s\n", err);
1856 return -EINVAL;
1857 }
1858
fe74c9cf
JR		 1859 /*
1860 * First parse ACPI tables to find the largest Bus/Dev/Func
1861 * we need to handle. Upon this information the shared data
1862 * structures for the IOMMUs in the system will be allocated
1863 */
2c0ae172
JR		 1864 ret = find_last_devid_acpi(ivrs_base);
1865 if (ret)
3551a708
JR		 1866 goto out;
1867
c571484e
JR		 1868 dev_table_size = tbl_size(DEV_TABLE_ENTRY_SIZE);
1869 alias_table_size = tbl_size(ALIAS_TABLE_ENTRY_SIZE);
1870 rlookup_table_size = tbl_size(RLOOKUP_TABLE_ENTRY_SIZE);
fe74c9cf 1871
fe74c9cf 1872 /* Device table - directly used by all IOMMUs */
8704a1ba 1873 ret = -ENOMEM;
5dc8bff0 1874 amd_iommu_dev_table = (void *)__get_free_pages(GFP_KERNEL | __GFP_ZERO,
fe74c9cf
JR		 1875 get_order(dev_table_size));
1876 if (amd_iommu_dev_table == NULL)
1877 goto out;
1878
1879 /*
1880 * Alias table - map PCI Bus/Dev/Func to Bus/Dev/Func the
1881 * IOMMU see for that device
1882 */
1883 amd_iommu_alias_table = (void *)__get_free_pages(GFP_KERNEL,
1884 get_order(alias_table_size));
1885 if (amd_iommu_alias_table == NULL)
2c0ae172 1886 goto out;
fe74c9cf
JR		 1887
1888 /* IOMMU rlookup table - find the IOMMU for a specific device */
83fd5cc6
JR		 1889 amd_iommu_rlookup_table = (void *)__get_free_pages(
1890 GFP_KERNEL | __GFP_ZERO,
fe74c9cf
JR		 1891 get_order(rlookup_table_size));
1892 if (amd_iommu_rlookup_table == NULL)
2c0ae172 1893 goto out;
fe74c9cf 1894
5dc8bff0
JR		 1895 amd_iommu_pd_alloc_bitmap = (void *)__get_free_pages(
1896 GFP_KERNEL | __GFP_ZERO,
fe74c9cf
JR		 1897 get_order(MAX_DOMAIN_ID/8));
1898 if (amd_iommu_pd_alloc_bitmap == NULL)
2c0ae172 1899 goto out;
fe74c9cf
JR		 1900
1901 /*
5dc8bff0 1902 * let all alias entries point to itself
fe74c9cf 1903 */
3a61ec38 1904 for (i = 0; i <= amd_iommu_last_bdf; ++i)
fe74c9cf
JR		 1905 amd_iommu_alias_table[i] = i;
1906
fe74c9cf
JR		 1907 /*
1908 * never allocate domain 0 because its used as the non-allocated and
1909 * error value placeholder
1910 */
1911 amd_iommu_pd_alloc_bitmap[0] = 1;
1912
aeb26f55
JR		 1913 spin_lock_init(&amd_iommu_pd_lock);
1914
fe74c9cf
JR		 1915 /*
1916 * now the data structures are allocated and basically initialized
1917 * start the real acpi table scan
1918 */
02f3b3f5
JR		 1919 ret = init_iommu_all(ivrs_base);
1920 if (ret)
2c0ae172 1921 goto out;
fe74c9cf 1922
eb1eb7ae
JR		 1923 if (amd_iommu_irq_remap)
1924 amd_iommu_irq_remap = check_ioapic_information();
1925
05152a04
JR		 1926 if (amd_iommu_irq_remap) {
1927 /*
1928 * Interrupt remapping enabled, create kmem_cache for the
1929 * remapping tables.
1930 */
83ed9c13 1931 ret = -ENOMEM;
05152a04
JR		 1932 amd_iommu_irq_cache = kmem_cache_create("irq_remap_cache",
1933 MAX_IRQS_PER_TABLE * sizeof(u32),
1934 IRQ_TABLE_ALIGNMENT,
1935 0, NULL);
1936 if (!amd_iommu_irq_cache)
1937 goto out;
0ea2c422
JR		 1938
1939 irq_lookup_table = (void *)__get_free_pages(
1940 GFP_KERNEL | __GFP_ZERO,
1941 get_order(rlookup_table_size));
1942 if (!irq_lookup_table)
1943 goto out;
05152a04
JR		 1944 }
1945
02f3b3f5
JR		 1946 ret = init_memory_definitions(ivrs_base);
1947 if (ret)
2c0ae172 1948 goto out;
3551a708 1949
eb1eb7ae
JR		 1950 /* init the device table */
1951 init_device_table();
1952
8704a1ba 1953out:
02f3b3f5
JR		 1954 /* Don't leak any ACPI memory */
1955 early_acpi_os_unmap_memory((char __iomem *)ivrs_base, ivrs_size);
1956 ivrs_base = NULL;
1957
643511b3
JR		 1958 return ret;
1959}
1960
ae295142 1961static int amd_iommu_enable_interrupts(void)
3d9761e7
JR		 1962{
1963 struct amd_iommu *iommu;
1964 int ret = 0;
1965
1966 for_each_iommu(iommu) {
1967 ret = iommu_init_msi(iommu);
1968 if (ret)
1969 goto out;
1970 }
1971
1972out:
1973 return ret;
1974}
1975
02f3b3f5
JR		 1976static bool detect_ivrs(void)
1977{
1978 struct acpi_table_header *ivrs_base;
1979 acpi_size ivrs_size;
1980 acpi_status status;
1981
1982 status = acpi_get_table_with_size("IVRS", 0, &ivrs_base, &ivrs_size);
1983 if (status == AE_NOT_FOUND)
1984 return false;
1985 else if (ACPI_FAILURE(status)) {
1986 const char *err = acpi_format_exception(status);
1987 pr_err("AMD-Vi: IVRS table error: %s\n", err);
1988 return false;
1989 }
1990
1991 early_acpi_os_unmap_memory((char __iomem *)ivrs_base, ivrs_size);
1992
1adb7d31
JR		 1993 /* Make sure ACS will be enabled during PCI probe */
1994 pci_request_acs();
1995
02f3b3f5
JR		 1996 return true;
1997}
1998
2c0ae172 1999/****************************************************************************
8704a1ba 2000 *
2c0ae172
JR		 2001 * AMD IOMMU Initialization State Machine
2002 *
2003 ****************************************************************************/
2004
2005static int __init state_next(void)
8704a1ba
JR		 2006{
2007 int ret = 0;
2008
2c0ae172
JR		 2009 switch (init_state) {
2010 case IOMMU_START_STATE:
2011 if (!detect_ivrs()) {
2012 init_state = IOMMU_NOT_FOUND;
2013 ret = -ENODEV;
2014 } else {
2015 init_state = IOMMU_IVRS_DETECTED;
2016 }
2017 break;
2018 case IOMMU_IVRS_DETECTED:
2019 ret = early_amd_iommu_init();
2020 init_state = ret ? IOMMU_INIT_ERROR : IOMMU_ACPI_FINISHED;
2021 break;
2022 case IOMMU_ACPI_FINISHED:
2023 early_enable_iommus();
2024 register_syscore_ops(&amd_iommu_syscore_ops);
2025 x86_platform.iommu_shutdown = disable_iommus;
2026 init_state = IOMMU_ENABLED;
2027 break;
2028 case IOMMU_ENABLED:
2029 ret = amd_iommu_init_pci();
2030 init_state = ret ? IOMMU_INIT_ERROR : IOMMU_PCI_INIT;
2031 enable_iommus_v2();
2032 break;
2033 case IOMMU_PCI_INIT:
2034 ret = amd_iommu_enable_interrupts();
2035 init_state = ret ? IOMMU_INIT_ERROR : IOMMU_INTERRUPTS_EN;
2036 break;
2037 case IOMMU_INTERRUPTS_EN:
1e6a7b04 2038 ret = amd_iommu_init_dma_ops();
2c0ae172
JR		 2039 init_state = ret ? IOMMU_INIT_ERROR : IOMMU_DMA_OPS;
2040 break;
2041 case IOMMU_DMA_OPS:
2042 init_state = IOMMU_INITIALIZED;
2043 break;
2044 case IOMMU_INITIALIZED:
2045 /* Nothing to do */
2046 break;
2047 case IOMMU_NOT_FOUND:
2048 case IOMMU_INIT_ERROR:
2049 /* Error states => do nothing */
2050 ret = -EINVAL;
2051 break;
2052 default:
2053 /* Unknown state */
2054 BUG();
2055 }
3d9761e7 2056
2c0ae172
JR		 2057 return ret;
2058}
7441e9cb 2059
2c0ae172
JR		 2060static int __init iommu_go_to_state(enum iommu_init_state state)
2061{
2062 int ret = 0;
f5325094 2063
2c0ae172
JR		 2064 while (init_state != state) {
2065 ret = state_next();
2066 if (init_state == IOMMU_NOT_FOUND ||
2067 init_state == IOMMU_INIT_ERROR)
2068 break;
2069 }
f2f12b6f 2070
fe74c9cf 2071 return ret;
2c0ae172 2072}
fe74c9cf 2073
6b474b82
JR		 2074#ifdef CONFIG_IRQ_REMAP
2075int __init amd_iommu_prepare(void)
2076{
3f4cb7c0
TG		 2077 int ret;
2078
7fa1c842 2079 amd_iommu_irq_remap = true;
84d07793 2080
3f4cb7c0
TG		 2081 ret = iommu_go_to_state(IOMMU_ACPI_FINISHED);
2082 if (ret)
2083 return ret;
2084 return amd_iommu_irq_remap ? 0 : -ENODEV;
6b474b82 2085}
d7f07769 2086
6b474b82
JR		 2087int __init amd_iommu_enable(void)
2088{
2089 int ret;
2090
2091 ret = iommu_go_to_state(IOMMU_ENABLED);
2092 if (ret)
2093 return ret;
d7f07769 2094
6b474b82 2095 irq_remapping_enabled = 1;
d7f07769 2096
6b474b82
JR		 2097 return 0;
2098}
2099
2100void amd_iommu_disable(void)
2101{
2102 amd_iommu_suspend();
2103}
2104
2105int amd_iommu_reenable(int mode)
2106{
2107 amd_iommu_resume();
2108
2109 return 0;
2110}
d7f07769 2111
6b474b82
JR		 2112int __init amd_iommu_enable_faulting(void)
2113{
2114 /* We enable MSI later when PCI is initialized */
2115 return 0;
2116}
2117#endif
d7f07769 2118
2c0ae172
JR		 2119/*
2120 * This is the core init function for AMD IOMMU hardware in the system.
2121 * This function is called from the generic x86 DMA layer initialization
2122 * code.
2123 */
2124static int __init amd_iommu_init(void)
2125{
2126 int ret;
2127
2128 ret = iommu_go_to_state(IOMMU_INITIALIZED);
2129 if (ret) {
d04e0ba3
JR		 2130 free_dma_resources();
2131 if (!irq_remapping_enabled) {
2132 disable_iommus();
2133 free_on_init_error();
2134 } else {
2135 struct amd_iommu *iommu;
2136
2137 uninit_device_table_dma();
2138 for_each_iommu(iommu)
2139 iommu_flush_all_caches(iommu);
2140 }
2c0ae172
JR		 2141 }
2142
2143 return ret;
fe74c9cf
JR		 2144}
2145
b65233a9
JR		 2146/****************************************************************************
2147 *
2148 * Early detect code. This code runs at IOMMU detection time in the DMA
2149 * layer. It just looks if there is an IVRS ACPI table to detect AMD
2150 * IOMMUs
2151 *
2152 ****************************************************************************/
480125ba 2153int __init amd_iommu_detect(void)
ae7877de 2154{
2c0ae172 2155 int ret;
02f3b3f5 2156
75f1cdf1 2157 if (no_iommu || (iommu_detected && !gart_iommu_aperture))
480125ba 2158 return -ENODEV;
ae7877de 2159
a5235725 2160 if (amd_iommu_disabled)
480125ba 2161 return -ENODEV;
a5235725 2162
2c0ae172
JR		 2163 ret = iommu_go_to_state(IOMMU_IVRS_DETECTED);
2164 if (ret)
2165 return ret;
11bd04f6 2166
02f3b3f5
JR		 2167 amd_iommu_detected = true;
2168 iommu_detected = 1;
2169 x86_init.iommu.iommu_init = amd_iommu_init;
2170
4781bc42 2171 return 1;
ae7877de
JR		 2172}
2173
b65233a9
JR		 2174/****************************************************************************
2175 *
2176 * Parsing functions for the AMD IOMMU specific kernel command line
2177 * options.
2178 *
2179 ****************************************************************************/
2180
fefda117
JR		 2181static int __init parse_amd_iommu_dump(char *str)
2182{
2183 amd_iommu_dump = true;
2184
2185 return 1;
2186}
2187
918ad6c5
JR		 2188static int __init parse_amd_iommu_options(char *str)
2189{
2190 for (; *str; ++str) {
695b5676 2191 if (strncmp(str, "fullflush", 9) == 0)
afa9fdc2 2192 amd_iommu_unmap_flush = true;
a5235725
JR		 2193 if (strncmp(str, "off", 3) == 0)
2194 amd_iommu_disabled = true;
5abcdba4
JR		 2195 if (strncmp(str, "force_isolation", 15) == 0)
2196 amd_iommu_force_isolation = true;
918ad6c5
JR		 2197 }
2198
2199 return 1;
2200}
2201
440e8998
JR		 2202static int __init parse_ivrs_ioapic(char *str)
2203{
2204 unsigned int bus, dev, fn;
2205 int ret, id, i;
2206 u16 devid;
2207
2208 ret = sscanf(str, "[%d]=%x:%x.%x", &id, &bus, &dev, &fn);
2209
2210 if (ret != 4) {
2211 pr_err("AMD-Vi: Invalid command line: ivrs_ioapic%s\n", str);
2212 return 1;
2213 }
2214
2215 if (early_ioapic_map_size == EARLY_MAP_SIZE) {
2216 pr_err("AMD-Vi: Early IOAPIC map overflow - ignoring ivrs_ioapic%s\n",
2217 str);
2218 return 1;
2219 }
2220
2221 devid = ((bus & 0xff) << 8) | ((dev & 0x1f) << 3) | (fn & 0x7);
2222
dfbb6d47 2223 cmdline_maps = true;
440e8998
JR		 2224 i = early_ioapic_map_size++;
2225 early_ioapic_map[i].id = id;
2226 early_ioapic_map[i].devid = devid;
2227 early_ioapic_map[i].cmd_line = true;
2228
2229 return 1;
2230}
2231
2232static int __init parse_ivrs_hpet(char *str)
2233{
2234 unsigned int bus, dev, fn;
2235 int ret, id, i;
2236 u16 devid;
2237
2238 ret = sscanf(str, "[%d]=%x:%x.%x", &id, &bus, &dev, &fn);
2239
2240 if (ret != 4) {
2241 pr_err("AMD-Vi: Invalid command line: ivrs_hpet%s\n", str);
2242 return 1;
2243 }
2244
2245 if (early_hpet_map_size == EARLY_MAP_SIZE) {
2246 pr_err("AMD-Vi: Early HPET map overflow - ignoring ivrs_hpet%s\n",
2247 str);
2248 return 1;
2249 }
2250
2251 devid = ((bus & 0xff) << 8) | ((dev & 0x1f) << 3) | (fn & 0x7);
2252
dfbb6d47 2253 cmdline_maps = true;
440e8998
JR		 2254 i = early_hpet_map_size++;
2255 early_hpet_map[i].id = id;
2256 early_hpet_map[i].devid = devid;
2257 early_hpet_map[i].cmd_line = true;
2258
2259 return 1;
2260}
2261
2262__setup("amd_iommu_dump", parse_amd_iommu_dump);
2263__setup("amd_iommu=", parse_amd_iommu_options);
2264__setup("ivrs_ioapic", parse_ivrs_ioapic);
2265__setup("ivrs_hpet", parse_ivrs_hpet);
22e6daf4
KRW		 2266
2267IOMMU_INIT_FINISH(amd_iommu_detect,
2268 gart_iommu_hole_init,
98f1ad25
JR		 2269 NULL,
2270 NULL);
400a28a0
JR		 2271
2272bool amd_iommu_v2_supported(void)
2273{
2274 return amd_iommu_v2_present;
2275}
2276EXPORT_SYMBOL(amd_iommu_v2_supported);
30861ddc
SK		 2277
2278/****************************************************************************
2279 *
2280 * IOMMU EFR Performance Counter support functionality. This code allows
2281 * access to the IOMMU PC functionality.
2282 *
2283 ****************************************************************************/
2284
2285u8 amd_iommu_pc_get_max_banks(u16 devid)
2286{
2287 struct amd_iommu *iommu;
2288 u8 ret = 0;
2289
2290 /* locate the iommu governing the devid */
2291 iommu = amd_iommu_rlookup_table[devid];
2292 if (iommu)
2293 ret = iommu->max_banks;
2294
2295 return ret;
2296}
2297EXPORT_SYMBOL(amd_iommu_pc_get_max_banks);
2298
2299bool amd_iommu_pc_supported(void)
2300{
2301 return amd_iommu_pc_present;
2302}
2303EXPORT_SYMBOL(amd_iommu_pc_supported);
2304
2305u8 amd_iommu_pc_get_max_counters(u16 devid)
2306{
2307 struct amd_iommu *iommu;
2308 u8 ret = 0;
2309
2310 /* locate the iommu governing the devid */
2311 iommu = amd_iommu_rlookup_table[devid];
2312 if (iommu)
2313 ret = iommu->max_counters;
2314
2315 return ret;
2316}
2317EXPORT_SYMBOL(amd_iommu_pc_get_max_counters);
2318
38e45d02
SS		 2319static int iommu_pc_get_set_reg_val(struct amd_iommu *iommu,
2320 u8 bank, u8 cntr, u8 fxn,
30861ddc
SK		 2321 u64 *value, bool is_write)
2322{
30861ddc
SK		 2323 u32 offset;
2324 u32 max_offset_lim;
2325
30861ddc 2326 /* Check for valid iommu and pc register indexing */
38e45d02 2327 if (WARN_ON((fxn > 0x28) || (fxn & 7)))
30861ddc
SK		 2328 return -ENODEV;
2329
2330 offset = (u32)(((0x40|bank) << 12) | (cntr << 8) | fxn);
2331
2332 /* Limit the offset to the hw defined mmio region aperture */
2333 max_offset_lim = (u32)(((0x40|iommu->max_banks) << 12) |
2334 (iommu->max_counters << 8) | 0x28);
2335 if ((offset < MMIO_CNTR_REG_OFFSET) ||
2336 (offset > max_offset_lim))
2337 return -EINVAL;
2338
2339 if (is_write) {
2340 writel((u32)*value, iommu->mmio_base + offset);
2341 writel((*value >> 32), iommu->mmio_base + offset + 4);
2342 } else {
2343 *value = readl(iommu->mmio_base + offset + 4);
2344 *value <<= 32;
2345 *value = readl(iommu->mmio_base + offset);
2346 }
2347
2348 return 0;
2349}
2350EXPORT_SYMBOL(amd_iommu_pc_get_set_reg_val);
38e45d02
SS		 2351
2352int amd_iommu_pc_get_set_reg_val(u16 devid, u8 bank, u8 cntr, u8 fxn,
2353 u64 *value, bool is_write)
2354{
2355 struct amd_iommu *iommu = amd_iommu_rlookup_table[devid];
2356
2357 /* Make sure the IOMMU PC resource is available */
2358 if (!amd_iommu_pc_present || iommu == NULL)
2359 return -ENODEV;
2360
2361 return iommu_pc_get_set_reg_val(iommu, bank, cntr, fxn,
2362 value, is_write);
2363}
Linux kernel - Deliverables
This page took 1.043579 seconds and 5 git commands to generate.