Commit | Line | Data |
---|---|---|
f523dd0d GL |
1 | /* |
2 | * Driver for MT9M001 CMOS Image Sensor from Micron | |
3 | * | |
4 | * Copyright (C) 2008, Guennadi Liakhovetski <kernel@pengutronix.de> | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | */ | |
10 | ||
11 | #include <linux/videodev2.h> | |
12 | #include <linux/slab.h> | |
13 | #include <linux/i2c.h> | |
14 | #include <linux/log2.h> | |
7a707b89 | 15 | #include <linux/module.h> |
f523dd0d | 16 | |
32ca2085 | 17 | #include <media/soc_camera.h> |
d647f0b7 | 18 | #include <media/drv-intf/soc_mediabus.h> |
9aea470b | 19 | #include <media/v4l2-clk.h> |
979ea1dd | 20 | #include <media/v4l2-subdev.h> |
2dd7d29c | 21 | #include <media/v4l2-ctrls.h> |
f523dd0d | 22 | |
5d28d525 GL |
23 | /* |
24 | * mt9m001 i2c address 0x5d | |
22cf83fa | 25 | * The platform has to define struct i2c_board_info objects and link to them |
25a34811 | 26 | * from struct soc_camera_host_desc |
5d28d525 | 27 | */ |
f523dd0d GL |
28 | |
29 | /* mt9m001 selected register addresses */ | |
30 | #define MT9M001_CHIP_VERSION 0x00 | |
31 | #define MT9M001_ROW_START 0x01 | |
32 | #define MT9M001_COLUMN_START 0x02 | |
33 | #define MT9M001_WINDOW_HEIGHT 0x03 | |
34 | #define MT9M001_WINDOW_WIDTH 0x04 | |
35 | #define MT9M001_HORIZONTAL_BLANKING 0x05 | |
36 | #define MT9M001_VERTICAL_BLANKING 0x06 | |
37 | #define MT9M001_OUTPUT_CONTROL 0x07 | |
38 | #define MT9M001_SHUTTER_WIDTH 0x09 | |
39 | #define MT9M001_FRAME_RESTART 0x0b | |
40 | #define MT9M001_SHUTTER_DELAY 0x0c | |
41 | #define MT9M001_RESET 0x0d | |
42 | #define MT9M001_READ_OPTIONS1 0x1e | |
43 | #define MT9M001_READ_OPTIONS2 0x20 | |
44 | #define MT9M001_GLOBAL_GAIN 0x35 | |
45 | #define MT9M001_CHIP_ENABLE 0xF1 | |
46 | ||
6a6c8786 GL |
47 | #define MT9M001_MAX_WIDTH 1280 |
48 | #define MT9M001_MAX_HEIGHT 1024 | |
49 | #define MT9M001_MIN_WIDTH 48 | |
50 | #define MT9M001_MIN_HEIGHT 32 | |
51 | #define MT9M001_COLUMN_SKIP 20 | |
52 | #define MT9M001_ROW_SKIP 12 | |
53 | ||
760697be GL |
54 | /* MT9M001 has only one fixed colorspace per pixelcode */ |
55 | struct mt9m001_datafmt { | |
f5fe58fd | 56 | u32 code; |
760697be GL |
57 | enum v4l2_colorspace colorspace; |
58 | }; | |
59 | ||
60 | /* Find a data format by a pixel code in an array */ | |
61 | static const struct mt9m001_datafmt *mt9m001_find_datafmt( | |
f5fe58fd | 62 | u32 code, const struct mt9m001_datafmt *fmt, |
760697be GL |
63 | int n) |
64 | { | |
65 | int i; | |
66 | for (i = 0; i < n; i++) | |
67 | if (fmt[i].code == code) | |
68 | return fmt + i; | |
69 | ||
70 | return NULL; | |
71 | } | |
72 | ||
73 | static const struct mt9m001_datafmt mt9m001_colour_fmts[] = { | |
5d28d525 GL |
74 | /* |
75 | * Order important: first natively supported, | |
76 | * second supported with a GPIO extender | |
77 | */ | |
f5fe58fd BB |
78 | {MEDIA_BUS_FMT_SBGGR10_1X10, V4L2_COLORSPACE_SRGB}, |
79 | {MEDIA_BUS_FMT_SBGGR8_1X8, V4L2_COLORSPACE_SRGB}, | |
f523dd0d GL |
80 | }; |
81 | ||
760697be | 82 | static const struct mt9m001_datafmt mt9m001_monochrome_fmts[] = { |
bb55de3b | 83 | /* Order important - see above */ |
f5fe58fd BB |
84 | {MEDIA_BUS_FMT_Y10_1X10, V4L2_COLORSPACE_JPEG}, |
85 | {MEDIA_BUS_FMT_Y8_1X8, V4L2_COLORSPACE_JPEG}, | |
f523dd0d GL |
86 | }; |
87 | ||
88 | struct mt9m001 { | |
979ea1dd | 89 | struct v4l2_subdev subdev; |
2dd7d29c HV |
90 | struct v4l2_ctrl_handler hdl; |
91 | struct { | |
92 | /* exposure/auto-exposure cluster */ | |
93 | struct v4l2_ctrl *autoexposure; | |
94 | struct v4l2_ctrl *exposure; | |
95 | }; | |
6a6c8786 | 96 | struct v4l2_rect rect; /* Sensor window */ |
9aea470b | 97 | struct v4l2_clk *clk; |
760697be GL |
98 | const struct mt9m001_datafmt *fmt; |
99 | const struct mt9m001_datafmt *fmts; | |
100 | int num_fmts; | |
2dd7d29c | 101 | unsigned int total_h; |
32536108 | 102 | unsigned short y_skip_top; /* Lines to skip at the top */ |
f523dd0d GL |
103 | }; |
104 | ||
979ea1dd GL |
105 | static struct mt9m001 *to_mt9m001(const struct i2c_client *client) |
106 | { | |
107 | return container_of(i2c_get_clientdata(client), struct mt9m001, subdev); | |
108 | } | |
109 | ||
9538e1c2 | 110 | static int reg_read(struct i2c_client *client, const u8 reg) |
f523dd0d | 111 | { |
3f877045 | 112 | return i2c_smbus_read_word_swapped(client, reg); |
f523dd0d GL |
113 | } |
114 | ||
9538e1c2 | 115 | static int reg_write(struct i2c_client *client, const u8 reg, |
f523dd0d GL |
116 | const u16 data) |
117 | { | |
3f877045 | 118 | return i2c_smbus_write_word_swapped(client, reg, data); |
f523dd0d GL |
119 | } |
120 | ||
9538e1c2 | 121 | static int reg_set(struct i2c_client *client, const u8 reg, |
f523dd0d GL |
122 | const u16 data) |
123 | { | |
124 | int ret; | |
125 | ||
9538e1c2 | 126 | ret = reg_read(client, reg); |
f523dd0d GL |
127 | if (ret < 0) |
128 | return ret; | |
9538e1c2 | 129 | return reg_write(client, reg, ret | data); |
f523dd0d GL |
130 | } |
131 | ||
9538e1c2 | 132 | static int reg_clear(struct i2c_client *client, const u8 reg, |
f523dd0d GL |
133 | const u16 data) |
134 | { | |
135 | int ret; | |
136 | ||
9538e1c2 | 137 | ret = reg_read(client, reg); |
f523dd0d GL |
138 | if (ret < 0) |
139 | return ret; | |
9538e1c2 | 140 | return reg_write(client, reg, ret & ~data); |
f523dd0d GL |
141 | } |
142 | ||
a4c56fd8 | 143 | static int mt9m001_init(struct i2c_client *client) |
f523dd0d GL |
144 | { |
145 | int ret; | |
146 | ||
85f8be68 | 147 | dev_dbg(&client->dev, "%s\n", __func__); |
f523dd0d | 148 | |
979ea1dd | 149 | /* |
96c75399 GL |
150 | * We don't know, whether platform provides reset, issue a soft reset |
151 | * too. This returns all registers to their default values. | |
979ea1dd GL |
152 | */ |
153 | ret = reg_write(client, MT9M001_RESET, 1); | |
154 | if (!ret) | |
155 | ret = reg_write(client, MT9M001_RESET, 0); | |
81034663 | 156 | |
11211641 GL |
157 | /* Disable chip, synchronous option update */ |
158 | if (!ret) | |
9538e1c2 | 159 | ret = reg_write(client, MT9M001_OUTPUT_CONTROL, 0); |
f523dd0d | 160 | |
11211641 | 161 | return ret; |
f523dd0d GL |
162 | } |
163 | ||
979ea1dd | 164 | static int mt9m001_s_stream(struct v4l2_subdev *sd, int enable) |
f523dd0d | 165 | { |
c4ce6d14 | 166 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
9538e1c2 | 167 | |
979ea1dd GL |
168 | /* Switch to master "normal" mode or stop sensor readout */ |
169 | if (reg_write(client, MT9M001_OUTPUT_CONTROL, enable ? 2 : 0) < 0) | |
f523dd0d GL |
170 | return -EIO; |
171 | return 0; | |
172 | } | |
173 | ||
10d5509c HV |
174 | static int mt9m001_set_selection(struct v4l2_subdev *sd, |
175 | struct v4l2_subdev_pad_config *cfg, | |
176 | struct v4l2_subdev_selection *sel) | |
ad5f2e85 | 177 | { |
c4ce6d14 | 178 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
979ea1dd | 179 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
10d5509c | 180 | struct v4l2_rect rect = sel->r; |
ad5f2e85 | 181 | const u16 hblank = 9, vblank = 25; |
10d5509c HV |
182 | int ret; |
183 | ||
184 | if (sel->which != V4L2_SUBDEV_FORMAT_ACTIVE || | |
185 | sel->target != V4L2_SEL_TGT_CROP) | |
186 | return -EINVAL; | |
ad5f2e85 | 187 | |
760697be | 188 | if (mt9m001->fmts == mt9m001_colour_fmts) |
6a6c8786 GL |
189 | /* |
190 | * Bayer format - even number of rows for simplicity, | |
191 | * but let the user play with the top row. | |
192 | */ | |
193 | rect.height = ALIGN(rect.height, 2); | |
194 | ||
195 | /* Datasheet requirement: see register description */ | |
196 | rect.width = ALIGN(rect.width, 2); | |
197 | rect.left = ALIGN(rect.left, 2); | |
198 | ||
199 | soc_camera_limit_side(&rect.left, &rect.width, | |
200 | MT9M001_COLUMN_SKIP, MT9M001_MIN_WIDTH, MT9M001_MAX_WIDTH); | |
201 | ||
202 | soc_camera_limit_side(&rect.top, &rect.height, | |
203 | MT9M001_ROW_SKIP, MT9M001_MIN_HEIGHT, MT9M001_MAX_HEIGHT); | |
204 | ||
2dd7d29c | 205 | mt9m001->total_h = rect.height + mt9m001->y_skip_top + vblank; |
96c75399 | 206 | |
f523dd0d | 207 | /* Blanking and start values - default... */ |
9538e1c2 | 208 | ret = reg_write(client, MT9M001_HORIZONTAL_BLANKING, hblank); |
11211641 | 209 | if (!ret) |
9538e1c2 | 210 | ret = reg_write(client, MT9M001_VERTICAL_BLANKING, vblank); |
f523dd0d | 211 | |
5d28d525 GL |
212 | /* |
213 | * The caller provides a supported format, as verified per | |
717fd5b4 | 214 | * call to .set_fmt(FORMAT_TRY). |
5d28d525 | 215 | */ |
11211641 | 216 | if (!ret) |
6a6c8786 | 217 | ret = reg_write(client, MT9M001_COLUMN_START, rect.left); |
11211641 | 218 | if (!ret) |
6a6c8786 | 219 | ret = reg_write(client, MT9M001_ROW_START, rect.top); |
11211641 | 220 | if (!ret) |
6a6c8786 | 221 | ret = reg_write(client, MT9M001_WINDOW_WIDTH, rect.width - 1); |
11211641 | 222 | if (!ret) |
9538e1c2 | 223 | ret = reg_write(client, MT9M001_WINDOW_HEIGHT, |
32536108 | 224 | rect.height + mt9m001->y_skip_top - 1); |
2dd7d29c HV |
225 | if (!ret && v4l2_ctrl_g_ctrl(mt9m001->autoexposure) == V4L2_EXPOSURE_AUTO) |
226 | ret = reg_write(client, MT9M001_SHUTTER_WIDTH, mt9m001->total_h); | |
f523dd0d | 227 | |
6a6c8786 GL |
228 | if (!ret) |
229 | mt9m001->rect = rect; | |
230 | ||
11211641 | 231 | return ret; |
f523dd0d GL |
232 | } |
233 | ||
10d5509c HV |
234 | static int mt9m001_get_selection(struct v4l2_subdev *sd, |
235 | struct v4l2_subdev_pad_config *cfg, | |
236 | struct v4l2_subdev_selection *sel) | |
6a6c8786 | 237 | { |
c4ce6d14 | 238 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
6a6c8786 GL |
239 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
240 | ||
10d5509c HV |
241 | if (sel->which != V4L2_SUBDEV_FORMAT_ACTIVE) |
242 | return -EINVAL; | |
6a6c8786 | 243 | |
10d5509c HV |
244 | switch (sel->target) { |
245 | case V4L2_SEL_TGT_CROP_BOUNDS: | |
246 | case V4L2_SEL_TGT_CROP_DEFAULT: | |
247 | sel->r.left = MT9M001_COLUMN_SKIP; | |
248 | sel->r.top = MT9M001_ROW_SKIP; | |
249 | sel->r.width = MT9M001_MAX_WIDTH; | |
250 | sel->r.height = MT9M001_MAX_HEIGHT; | |
251 | return 0; | |
252 | case V4L2_SEL_TGT_CROP: | |
253 | sel->r = mt9m001->rect; | |
254 | return 0; | |
255 | default: | |
256 | return -EINVAL; | |
257 | } | |
6a6c8786 GL |
258 | } |
259 | ||
da298c6d HV |
260 | static int mt9m001_get_fmt(struct v4l2_subdev *sd, |
261 | struct v4l2_subdev_pad_config *cfg, | |
262 | struct v4l2_subdev_format *format) | |
6a6c8786 | 263 | { |
c4ce6d14 | 264 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
6a6c8786 | 265 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
da298c6d HV |
266 | struct v4l2_mbus_framefmt *mf = &format->format; |
267 | ||
268 | if (format->pad) | |
269 | return -EINVAL; | |
6a6c8786 | 270 | |
760697be GL |
271 | mf->width = mt9m001->rect.width; |
272 | mf->height = mt9m001->rect.height; | |
273 | mf->code = mt9m001->fmt->code; | |
274 | mf->colorspace = mt9m001->fmt->colorspace; | |
275 | mf->field = V4L2_FIELD_NONE; | |
6a6c8786 GL |
276 | |
277 | return 0; | |
278 | } | |
279 | ||
760697be GL |
280 | static int mt9m001_s_fmt(struct v4l2_subdev *sd, |
281 | struct v4l2_mbus_framefmt *mf) | |
09e231b3 | 282 | { |
c4ce6d14 | 283 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
6a6c8786 | 284 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
10d5509c HV |
285 | struct v4l2_subdev_selection sel = { |
286 | .which = V4L2_SUBDEV_FORMAT_ACTIVE, | |
287 | .target = V4L2_SEL_TGT_CROP, | |
288 | .r.left = mt9m001->rect.left, | |
289 | .r.top = mt9m001->rect.top, | |
290 | .r.width = mf->width, | |
291 | .r.height = mf->height, | |
09e231b3 | 292 | }; |
6a6c8786 | 293 | int ret; |
09e231b3 GL |
294 | |
295 | /* No support for scaling so far, just crop. TODO: use skipping */ | |
10d5509c | 296 | ret = mt9m001_set_selection(sd, NULL, &sel); |
6a6c8786 | 297 | if (!ret) { |
760697be GL |
298 | mf->width = mt9m001->rect.width; |
299 | mf->height = mt9m001->rect.height; | |
300 | mt9m001->fmt = mt9m001_find_datafmt(mf->code, | |
301 | mt9m001->fmts, mt9m001->num_fmts); | |
302 | mf->colorspace = mt9m001->fmt->colorspace; | |
6a6c8786 GL |
303 | } |
304 | ||
305 | return ret; | |
09e231b3 GL |
306 | } |
307 | ||
717fd5b4 HV |
308 | static int mt9m001_set_fmt(struct v4l2_subdev *sd, |
309 | struct v4l2_subdev_pad_config *cfg, | |
310 | struct v4l2_subdev_format *format) | |
f523dd0d | 311 | { |
717fd5b4 | 312 | struct v4l2_mbus_framefmt *mf = &format->format; |
c4ce6d14 | 313 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
32536108 | 314 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
760697be | 315 | const struct mt9m001_datafmt *fmt; |
64f5905e | 316 | |
717fd5b4 HV |
317 | if (format->pad) |
318 | return -EINVAL; | |
319 | ||
760697be | 320 | v4l_bound_align_image(&mf->width, MT9M001_MIN_WIDTH, |
6a6c8786 | 321 | MT9M001_MAX_WIDTH, 1, |
760697be | 322 | &mf->height, MT9M001_MIN_HEIGHT + mt9m001->y_skip_top, |
32536108 | 323 | MT9M001_MAX_HEIGHT + mt9m001->y_skip_top, 0, 0); |
6a6c8786 | 324 | |
760697be GL |
325 | if (mt9m001->fmts == mt9m001_colour_fmts) |
326 | mf->height = ALIGN(mf->height - 1, 2); | |
327 | ||
328 | fmt = mt9m001_find_datafmt(mf->code, mt9m001->fmts, | |
329 | mt9m001->num_fmts); | |
330 | if (!fmt) { | |
331 | fmt = mt9m001->fmt; | |
332 | mf->code = fmt->code; | |
333 | } | |
334 | ||
335 | mf->colorspace = fmt->colorspace; | |
f523dd0d | 336 | |
717fd5b4 HV |
337 | if (format->which == V4L2_SUBDEV_FORMAT_ACTIVE) |
338 | return mt9m001_s_fmt(sd, mf); | |
339 | cfg->try_fmt = *mf; | |
f523dd0d GL |
340 | return 0; |
341 | } | |
342 | ||
f523dd0d | 343 | #ifdef CONFIG_VIDEO_ADV_DEBUG |
979ea1dd GL |
344 | static int mt9m001_g_register(struct v4l2_subdev *sd, |
345 | struct v4l2_dbg_register *reg) | |
f523dd0d | 346 | { |
c4ce6d14 | 347 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
f523dd0d | 348 | |
6be89daa | 349 | if (reg->reg > 0xff) |
f523dd0d GL |
350 | return -EINVAL; |
351 | ||
aecde8b5 | 352 | reg->size = 2; |
9538e1c2 | 353 | reg->val = reg_read(client, reg->reg); |
f523dd0d GL |
354 | |
355 | if (reg->val > 0xffff) | |
356 | return -EIO; | |
357 | ||
358 | return 0; | |
359 | } | |
360 | ||
979ea1dd | 361 | static int mt9m001_s_register(struct v4l2_subdev *sd, |
977ba3b1 | 362 | const struct v4l2_dbg_register *reg) |
f523dd0d | 363 | { |
c4ce6d14 | 364 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
f523dd0d | 365 | |
6be89daa | 366 | if (reg->reg > 0xff) |
f523dd0d GL |
367 | return -EINVAL; |
368 | ||
9538e1c2 | 369 | if (reg_write(client, reg->reg, reg->val) < 0) |
f523dd0d GL |
370 | return -EIO; |
371 | ||
372 | return 0; | |
373 | } | |
374 | #endif | |
375 | ||
4ec10bac LP |
376 | static int mt9m001_s_power(struct v4l2_subdev *sd, int on) |
377 | { | |
378 | struct i2c_client *client = v4l2_get_subdevdata(sd); | |
25a34811 | 379 | struct soc_camera_subdev_desc *ssdd = soc_camera_i2c_to_desc(client); |
9aea470b | 380 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
4ec10bac | 381 | |
9aea470b | 382 | return soc_camera_set_power(&client->dev, ssdd, mt9m001->clk, on); |
4ec10bac LP |
383 | } |
384 | ||
2dd7d29c | 385 | static int mt9m001_g_volatile_ctrl(struct v4l2_ctrl *ctrl) |
f523dd0d | 386 | { |
2dd7d29c HV |
387 | struct mt9m001 *mt9m001 = container_of(ctrl->handler, |
388 | struct mt9m001, hdl); | |
389 | s32 min, max; | |
f523dd0d GL |
390 | |
391 | switch (ctrl->id) { | |
f523dd0d | 392 | case V4L2_CID_EXPOSURE_AUTO: |
2dd7d29c HV |
393 | min = mt9m001->exposure->minimum; |
394 | max = mt9m001->exposure->maximum; | |
395 | mt9m001->exposure->val = | |
396 | (524 + (mt9m001->total_h - 1) * (max - min)) / 1048 + min; | |
96c75399 | 397 | break; |
f523dd0d GL |
398 | } |
399 | return 0; | |
400 | } | |
401 | ||
2dd7d29c | 402 | static int mt9m001_s_ctrl(struct v4l2_ctrl *ctrl) |
f523dd0d | 403 | { |
2dd7d29c HV |
404 | struct mt9m001 *mt9m001 = container_of(ctrl->handler, |
405 | struct mt9m001, hdl); | |
406 | struct v4l2_subdev *sd = &mt9m001->subdev; | |
c4ce6d14 | 407 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
2dd7d29c | 408 | struct v4l2_ctrl *exp = mt9m001->exposure; |
f523dd0d GL |
409 | int data; |
410 | ||
f523dd0d GL |
411 | switch (ctrl->id) { |
412 | case V4L2_CID_VFLIP: | |
2dd7d29c | 413 | if (ctrl->val) |
9538e1c2 | 414 | data = reg_set(client, MT9M001_READ_OPTIONS2, 0x8000); |
f523dd0d | 415 | else |
9538e1c2 | 416 | data = reg_clear(client, MT9M001_READ_OPTIONS2, 0x8000); |
f523dd0d GL |
417 | if (data < 0) |
418 | return -EIO; | |
2dd7d29c HV |
419 | return 0; |
420 | ||
f523dd0d | 421 | case V4L2_CID_GAIN: |
f523dd0d | 422 | /* See Datasheet Table 7, Gain settings. */ |
2dd7d29c | 423 | if (ctrl->val <= ctrl->default_value) { |
f523dd0d | 424 | /* Pack it into 0..1 step 0.125, register values 0..8 */ |
2dd7d29c | 425 | unsigned long range = ctrl->default_value - ctrl->minimum; |
0d5e8c43 | 426 | data = ((ctrl->val - (s32)ctrl->minimum) * 8 + range / 2) / range; |
f523dd0d | 427 | |
85f8be68 | 428 | dev_dbg(&client->dev, "Setting gain %d\n", data); |
9538e1c2 | 429 | data = reg_write(client, MT9M001_GLOBAL_GAIN, data); |
f523dd0d GL |
430 | if (data < 0) |
431 | return -EIO; | |
432 | } else { | |
433 | /* Pack it into 1.125..15 variable step, register values 9..67 */ | |
434 | /* We assume qctrl->maximum - qctrl->default_value - 1 > 0 */ | |
2dd7d29c | 435 | unsigned long range = ctrl->maximum - ctrl->default_value - 1; |
0d5e8c43 | 436 | unsigned long gain = ((ctrl->val - (s32)ctrl->default_value - 1) * |
f523dd0d GL |
437 | 111 + range / 2) / range + 9; |
438 | ||
439 | if (gain <= 32) | |
440 | data = gain; | |
441 | else if (gain <= 64) | |
442 | data = ((gain - 32) * 16 + 16) / 32 + 80; | |
443 | else | |
444 | data = ((gain - 64) * 7 + 28) / 56 + 96; | |
445 | ||
85f8be68 | 446 | dev_dbg(&client->dev, "Setting gain from %d to %d\n", |
9538e1c2 GL |
447 | reg_read(client, MT9M001_GLOBAL_GAIN), data); |
448 | data = reg_write(client, MT9M001_GLOBAL_GAIN, data); | |
f523dd0d GL |
449 | if (data < 0) |
450 | return -EIO; | |
451 | } | |
2dd7d29c | 452 | return 0; |
f523dd0d | 453 | |
2dd7d29c HV |
454 | case V4L2_CID_EXPOSURE_AUTO: |
455 | if (ctrl->val == V4L2_EXPOSURE_MANUAL) { | |
456 | unsigned long range = exp->maximum - exp->minimum; | |
0d5e8c43 | 457 | unsigned long shutter = ((exp->val - (s32)exp->minimum) * 1048 + |
f523dd0d GL |
458 | range / 2) / range + 1; |
459 | ||
85f8be68 GL |
460 | dev_dbg(&client->dev, |
461 | "Setting shutter width from %d to %lu\n", | |
2dd7d29c | 462 | reg_read(client, MT9M001_SHUTTER_WIDTH), shutter); |
9538e1c2 | 463 | if (reg_write(client, MT9M001_SHUTTER_WIDTH, shutter) < 0) |
f523dd0d | 464 | return -EIO; |
2dd7d29c | 465 | } else { |
f523dd0d | 466 | const u16 vblank = 25; |
2dd7d29c HV |
467 | |
468 | mt9m001->total_h = mt9m001->rect.height + | |
32536108 | 469 | mt9m001->y_skip_top + vblank; |
2dd7d29c | 470 | if (reg_write(client, MT9M001_SHUTTER_WIDTH, mt9m001->total_h) < 0) |
f523dd0d | 471 | return -EIO; |
2dd7d29c HV |
472 | } |
473 | return 0; | |
f523dd0d | 474 | } |
2dd7d29c | 475 | return -EINVAL; |
f523dd0d GL |
476 | } |
477 | ||
5d28d525 GL |
478 | /* |
479 | * Interface active, can use i2c. If it fails, it can indeed mean, that | |
480 | * this wasn't our capture interface, so, we wait for the right one | |
481 | */ | |
25a34811 | 482 | static int mt9m001_video_probe(struct soc_camera_subdev_desc *ssdd, |
40e2e092 | 483 | struct i2c_client *client) |
f523dd0d | 484 | { |
979ea1dd | 485 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
f523dd0d | 486 | s32 data; |
36034dc3 | 487 | unsigned long flags; |
a4c56fd8 | 488 | int ret; |
f523dd0d | 489 | |
4bbc6d52 LP |
490 | ret = mt9m001_s_power(&mt9m001->subdev, 1); |
491 | if (ret < 0) | |
492 | return ret; | |
493 | ||
f523dd0d | 494 | /* Enable the chip */ |
9538e1c2 | 495 | data = reg_write(client, MT9M001_CHIP_ENABLE, 1); |
85f8be68 | 496 | dev_dbg(&client->dev, "write: %d\n", data); |
f523dd0d GL |
497 | |
498 | /* Read out the chip version register */ | |
9538e1c2 | 499 | data = reg_read(client, MT9M001_CHIP_VERSION); |
f523dd0d GL |
500 | |
501 | /* must be 0x8411 or 0x8421 for colour sensor and 8431 for bw */ | |
502 | switch (data) { | |
503 | case 0x8411: | |
504 | case 0x8421: | |
760697be | 505 | mt9m001->fmts = mt9m001_colour_fmts; |
f523dd0d GL |
506 | break; |
507 | case 0x8431: | |
760697be | 508 | mt9m001->fmts = mt9m001_monochrome_fmts; |
f523dd0d GL |
509 | break; |
510 | default: | |
85f8be68 | 511 | dev_err(&client->dev, |
f523dd0d | 512 | "No MT9M001 chip detected, register read %x\n", data); |
4bbc6d52 LP |
513 | ret = -ENODEV; |
514 | goto done; | |
f523dd0d GL |
515 | } |
516 | ||
760697be | 517 | mt9m001->num_fmts = 0; |
36034dc3 SH |
518 | |
519 | /* | |
520 | * This is a 10bit sensor, so by default we only allow 10bit. | |
521 | * The platform may support different bus widths due to | |
522 | * different routing of the data lines. | |
523 | */ | |
25a34811 GL |
524 | if (ssdd->query_bus_param) |
525 | flags = ssdd->query_bus_param(ssdd); | |
36034dc3 SH |
526 | else |
527 | flags = SOCAM_DATAWIDTH_10; | |
528 | ||
529 | if (flags & SOCAM_DATAWIDTH_10) | |
760697be | 530 | mt9m001->num_fmts++; |
36034dc3 | 531 | else |
760697be | 532 | mt9m001->fmts++; |
36034dc3 SH |
533 | |
534 | if (flags & SOCAM_DATAWIDTH_8) | |
760697be | 535 | mt9m001->num_fmts++; |
36034dc3 | 536 | |
760697be | 537 | mt9m001->fmt = &mt9m001->fmts[0]; |
6a6c8786 | 538 | |
85f8be68 | 539 | dev_info(&client->dev, "Detected a MT9M001 chip ID %x (%s)\n", data, |
f523dd0d GL |
540 | data == 0x8431 ? "C12STM" : "C12ST"); |
541 | ||
a4c56fd8 | 542 | ret = mt9m001_init(client); |
4bbc6d52 | 543 | if (ret < 0) { |
a4c56fd8 | 544 | dev_err(&client->dev, "Failed to initialise the camera\n"); |
4bbc6d52 LP |
545 | goto done; |
546 | } | |
a4c56fd8 | 547 | |
96c75399 | 548 | /* mt9m001_init() has reset the chip, returning registers to defaults */ |
4bbc6d52 LP |
549 | ret = v4l2_ctrl_handler_setup(&mt9m001->hdl); |
550 | ||
551 | done: | |
552 | mt9m001_s_power(&mt9m001->subdev, 0); | |
553 | return ret; | |
f523dd0d GL |
554 | } |
555 | ||
25a34811 | 556 | static void mt9m001_video_remove(struct soc_camera_subdev_desc *ssdd) |
f523dd0d | 557 | { |
25a34811 GL |
558 | if (ssdd->free_bus) |
559 | ssdd->free_bus(ssdd); | |
f523dd0d GL |
560 | } |
561 | ||
32536108 GL |
562 | static int mt9m001_g_skip_top_lines(struct v4l2_subdev *sd, u32 *lines) |
563 | { | |
c4ce6d14 | 564 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
32536108 GL |
565 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
566 | ||
567 | *lines = mt9m001->y_skip_top; | |
568 | ||
569 | return 0; | |
570 | } | |
571 | ||
2dd7d29c HV |
572 | static const struct v4l2_ctrl_ops mt9m001_ctrl_ops = { |
573 | .g_volatile_ctrl = mt9m001_g_volatile_ctrl, | |
574 | .s_ctrl = mt9m001_s_ctrl, | |
575 | }; | |
576 | ||
979ea1dd | 577 | static struct v4l2_subdev_core_ops mt9m001_subdev_core_ops = { |
979ea1dd GL |
578 | #ifdef CONFIG_VIDEO_ADV_DEBUG |
579 | .g_register = mt9m001_g_register, | |
580 | .s_register = mt9m001_s_register, | |
581 | #endif | |
4ec10bac | 582 | .s_power = mt9m001_s_power, |
979ea1dd GL |
583 | }; |
584 | ||
ebcff5fc HV |
585 | static int mt9m001_enum_mbus_code(struct v4l2_subdev *sd, |
586 | struct v4l2_subdev_pad_config *cfg, | |
587 | struct v4l2_subdev_mbus_code_enum *code) | |
760697be | 588 | { |
c4ce6d14 | 589 | struct i2c_client *client = v4l2_get_subdevdata(sd); |
760697be GL |
590 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
591 | ||
ebcff5fc | 592 | if (code->pad || code->index >= mt9m001->num_fmts) |
760697be GL |
593 | return -EINVAL; |
594 | ||
ebcff5fc | 595 | code->code = mt9m001->fmts[code->index].code; |
760697be GL |
596 | return 0; |
597 | } | |
598 | ||
32ca2085 GL |
599 | static int mt9m001_g_mbus_config(struct v4l2_subdev *sd, |
600 | struct v4l2_mbus_config *cfg) | |
601 | { | |
602 | struct i2c_client *client = v4l2_get_subdevdata(sd); | |
25a34811 | 603 | struct soc_camera_subdev_desc *ssdd = soc_camera_i2c_to_desc(client); |
32ca2085 GL |
604 | |
605 | /* MT9M001 has all capture_format parameters fixed */ | |
606 | cfg->flags = V4L2_MBUS_PCLK_SAMPLE_FALLING | | |
607 | V4L2_MBUS_HSYNC_ACTIVE_HIGH | V4L2_MBUS_VSYNC_ACTIVE_HIGH | | |
608 | V4L2_MBUS_DATA_ACTIVE_HIGH | V4L2_MBUS_MASTER; | |
609 | cfg->type = V4L2_MBUS_PARALLEL; | |
25a34811 | 610 | cfg->flags = soc_camera_apply_board_flags(ssdd, cfg); |
32ca2085 GL |
611 | |
612 | return 0; | |
613 | } | |
614 | ||
615 | static int mt9m001_s_mbus_config(struct v4l2_subdev *sd, | |
616 | const struct v4l2_mbus_config *cfg) | |
617 | { | |
14178aa5 | 618 | const struct i2c_client *client = v4l2_get_subdevdata(sd); |
25a34811 | 619 | struct soc_camera_subdev_desc *ssdd = soc_camera_i2c_to_desc(client); |
443f483a GL |
620 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
621 | unsigned int bps = soc_mbus_get_fmtdesc(mt9m001->fmt->code)->bits_per_sample; | |
32ca2085 | 622 | |
25a34811 GL |
623 | if (ssdd->set_bus_param) |
624 | return ssdd->set_bus_param(ssdd, 1 << (bps - 1)); | |
32ca2085 GL |
625 | |
626 | /* | |
627 | * Without board specific bus width settings we only support the | |
628 | * sensors native bus width | |
629 | */ | |
630 | return bps == 10 ? 0 : -EINVAL; | |
631 | } | |
632 | ||
979ea1dd GL |
633 | static struct v4l2_subdev_video_ops mt9m001_subdev_video_ops = { |
634 | .s_stream = mt9m001_s_stream, | |
32ca2085 GL |
635 | .g_mbus_config = mt9m001_g_mbus_config, |
636 | .s_mbus_config = mt9m001_s_mbus_config, | |
979ea1dd GL |
637 | }; |
638 | ||
368a53df | 639 | static const struct v4l2_subdev_sensor_ops mt9m001_subdev_sensor_ops = { |
32536108 GL |
640 | .g_skip_top_lines = mt9m001_g_skip_top_lines, |
641 | }; | |
642 | ||
ebcff5fc HV |
643 | static const struct v4l2_subdev_pad_ops mt9m001_subdev_pad_ops = { |
644 | .enum_mbus_code = mt9m001_enum_mbus_code, | |
10d5509c HV |
645 | .get_selection = mt9m001_get_selection, |
646 | .set_selection = mt9m001_set_selection, | |
da298c6d | 647 | .get_fmt = mt9m001_get_fmt, |
717fd5b4 | 648 | .set_fmt = mt9m001_set_fmt, |
ebcff5fc HV |
649 | }; |
650 | ||
979ea1dd GL |
651 | static struct v4l2_subdev_ops mt9m001_subdev_ops = { |
652 | .core = &mt9m001_subdev_core_ops, | |
653 | .video = &mt9m001_subdev_video_ops, | |
32536108 | 654 | .sensor = &mt9m001_subdev_sensor_ops, |
ebcff5fc | 655 | .pad = &mt9m001_subdev_pad_ops, |
979ea1dd GL |
656 | }; |
657 | ||
d2653e92 JD |
658 | static int mt9m001_probe(struct i2c_client *client, |
659 | const struct i2c_device_id *did) | |
f523dd0d GL |
660 | { |
661 | struct mt9m001 *mt9m001; | |
f523dd0d | 662 | struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent); |
25a34811 | 663 | struct soc_camera_subdev_desc *ssdd = soc_camera_i2c_to_desc(client); |
f523dd0d GL |
664 | int ret; |
665 | ||
25a34811 | 666 | if (!ssdd) { |
f523dd0d GL |
667 | dev_err(&client->dev, "MT9M001 driver needs platform data\n"); |
668 | return -EINVAL; | |
669 | } | |
670 | ||
671 | if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_WORD_DATA)) { | |
672 | dev_warn(&adapter->dev, | |
673 | "I2C-Adapter doesn't support I2C_FUNC_SMBUS_WORD\n"); | |
674 | return -EIO; | |
675 | } | |
676 | ||
70e176a5 | 677 | mt9m001 = devm_kzalloc(&client->dev, sizeof(struct mt9m001), GFP_KERNEL); |
f523dd0d GL |
678 | if (!mt9m001) |
679 | return -ENOMEM; | |
680 | ||
979ea1dd | 681 | v4l2_i2c_subdev_init(&mt9m001->subdev, client, &mt9m001_subdev_ops); |
2dd7d29c HV |
682 | v4l2_ctrl_handler_init(&mt9m001->hdl, 4); |
683 | v4l2_ctrl_new_std(&mt9m001->hdl, &mt9m001_ctrl_ops, | |
684 | V4L2_CID_VFLIP, 0, 1, 1, 0); | |
685 | v4l2_ctrl_new_std(&mt9m001->hdl, &mt9m001_ctrl_ops, | |
686 | V4L2_CID_GAIN, 0, 127, 1, 64); | |
687 | mt9m001->exposure = v4l2_ctrl_new_std(&mt9m001->hdl, &mt9m001_ctrl_ops, | |
688 | V4L2_CID_EXPOSURE, 1, 255, 1, 255); | |
689 | /* | |
690 | * Simulated autoexposure. If enabled, we calculate shutter width | |
691 | * ourselves in the driver based on vertical blanking and frame width | |
692 | */ | |
693 | mt9m001->autoexposure = v4l2_ctrl_new_std_menu(&mt9m001->hdl, | |
694 | &mt9m001_ctrl_ops, V4L2_CID_EXPOSURE_AUTO, 1, 0, | |
695 | V4L2_EXPOSURE_AUTO); | |
696 | mt9m001->subdev.ctrl_handler = &mt9m001->hdl; | |
70e176a5 GL |
697 | if (mt9m001->hdl.error) |
698 | return mt9m001->hdl.error; | |
f523dd0d | 699 | |
2dd7d29c HV |
700 | v4l2_ctrl_auto_cluster(2, &mt9m001->autoexposure, |
701 | V4L2_EXPOSURE_MANUAL, true); | |
6a6c8786 | 702 | |
2dd7d29c | 703 | /* Second stage probe - when a capture adapter is there */ |
32536108 | 704 | mt9m001->y_skip_top = 0; |
6a6c8786 GL |
705 | mt9m001->rect.left = MT9M001_COLUMN_SKIP; |
706 | mt9m001->rect.top = MT9M001_ROW_SKIP; | |
707 | mt9m001->rect.width = MT9M001_MAX_WIDTH; | |
708 | mt9m001->rect.height = MT9M001_MAX_HEIGHT; | |
709 | ||
9aea470b GL |
710 | mt9m001->clk = v4l2_clk_get(&client->dev, "mclk"); |
711 | if (IS_ERR(mt9m001->clk)) { | |
712 | ret = PTR_ERR(mt9m001->clk); | |
713 | goto eclkget; | |
714 | } | |
715 | ||
25a34811 | 716 | ret = mt9m001_video_probe(ssdd, client); |
9aea470b GL |
717 | if (ret) { |
718 | v4l2_clk_put(mt9m001->clk); | |
719 | eclkget: | |
2dd7d29c | 720 | v4l2_ctrl_handler_free(&mt9m001->hdl); |
9aea470b | 721 | } |
f523dd0d | 722 | |
f523dd0d GL |
723 | return ret; |
724 | } | |
725 | ||
726 | static int mt9m001_remove(struct i2c_client *client) | |
727 | { | |
979ea1dd | 728 | struct mt9m001 *mt9m001 = to_mt9m001(client); |
25a34811 | 729 | struct soc_camera_subdev_desc *ssdd = soc_camera_i2c_to_desc(client); |
f523dd0d | 730 | |
9aea470b | 731 | v4l2_clk_put(mt9m001->clk); |
2dd7d29c HV |
732 | v4l2_device_unregister_subdev(&mt9m001->subdev); |
733 | v4l2_ctrl_handler_free(&mt9m001->hdl); | |
25a34811 | 734 | mt9m001_video_remove(ssdd); |
f523dd0d GL |
735 | |
736 | return 0; | |
737 | } | |
738 | ||
3760f736 JD |
739 | static const struct i2c_device_id mt9m001_id[] = { |
740 | { "mt9m001", 0 }, | |
741 | { } | |
742 | }; | |
743 | MODULE_DEVICE_TABLE(i2c, mt9m001_id); | |
744 | ||
f523dd0d GL |
745 | static struct i2c_driver mt9m001_i2c_driver = { |
746 | .driver = { | |
747 | .name = "mt9m001", | |
748 | }, | |
749 | .probe = mt9m001_probe, | |
750 | .remove = mt9m001_remove, | |
3760f736 | 751 | .id_table = mt9m001_id, |
f523dd0d GL |
752 | }; |
753 | ||
c6e8d86f | 754 | module_i2c_driver(mt9m001_i2c_driver); |
f523dd0d GL |
755 | |
756 | MODULE_DESCRIPTION("Micron MT9M001 Camera driver"); | |
757 | MODULE_AUTHOR("Guennadi Liakhovetski <kernel@pengutronix.de>"); | |
758 | MODULE_LICENSE("GPL"); |