[media] v4l: vsp1: Support runtime modification of controls
[deliverable/linux.git] / drivers / media / platform / vsp1 / vsp1_bru.c
CommitLineData
629bb6d4
LP
1/*
2 * vsp1_bru.c -- R-Car VSP1 Blend ROP Unit
3 *
4 * Copyright (C) 2013 Renesas Corporation
5 *
6 * Contact: Laurent Pinchart (laurent.pinchart@ideasonboard.com)
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 */
13
14#include <linux/device.h>
15#include <linux/gfp.h>
16
17#include <media/v4l2-subdev.h>
18
19#include "vsp1.h"
20#include "vsp1_bru.h"
5e8dbbf3 21#include "vsp1_dl.h"
a0cdac56 22#include "vsp1_pipe.h"
6418b4d6 23#include "vsp1_rwpf.h"
9d40637a 24#include "vsp1_video.h"
629bb6d4 25
8cb0b634 26#define BRU_MIN_SIZE 1U
629bb6d4
LP
27#define BRU_MAX_SIZE 8190U
28
29/* -----------------------------------------------------------------------------
30 * Device Access
31 */
32
5e8dbbf3
LP
33static inline void vsp1_bru_write(struct vsp1_bru *bru, struct vsp1_dl_list *dl,
34 u32 reg, u32 data)
629bb6d4 35{
5e8dbbf3 36 vsp1_dl_list_write(dl, reg, data);
629bb6d4
LP
37}
38
a16e2794
LP
39/* -----------------------------------------------------------------------------
40 * Controls
41 */
42
43static int bru_s_ctrl(struct v4l2_ctrl *ctrl)
44{
45 struct vsp1_bru *bru =
46 container_of(ctrl->handler, struct vsp1_bru, ctrls);
47
a16e2794
LP
48 switch (ctrl->id) {
49 case V4L2_CID_BG_COLOR:
f22af945 50 bru->bgcolor = ctrl->val;
a16e2794
LP
51 break;
52 }
53
54 return 0;
55}
56
57static const struct v4l2_ctrl_ops bru_ctrl_ops = {
58 .s_ctrl = bru_s_ctrl,
59};
60
629bb6d4 61/* -----------------------------------------------------------------------------
7b905f05 62 * V4L2 Subdevice Operations
629bb6d4
LP
63 */
64
65/*
66 * The BRU can't perform format conversion, all sink and source formats must be
67 * identical. We pick the format on the first sink pad (pad 0) and propagate it
68 * to all other pads.
69 */
70
71static int bru_enum_mbus_code(struct v4l2_subdev *subdev,
f7234138 72 struct v4l2_subdev_pad_config *cfg,
629bb6d4
LP
73 struct v4l2_subdev_mbus_code_enum *code)
74{
75 static const unsigned int codes[] = {
27ffaeb0
BB
76 MEDIA_BUS_FMT_ARGB8888_1X32,
77 MEDIA_BUS_FMT_AYUV8_1X32,
629bb6d4 78 };
629bb6d4 79
6ad9ba9c
LP
80 return vsp1_subdev_enum_mbus_code(subdev, cfg, code, codes,
81 ARRAY_SIZE(codes));
629bb6d4
LP
82}
83
84static int bru_enum_frame_size(struct v4l2_subdev *subdev,
f7234138 85 struct v4l2_subdev_pad_config *cfg,
629bb6d4
LP
86 struct v4l2_subdev_frame_size_enum *fse)
87{
88 if (fse->index)
89 return -EINVAL;
90
27ffaeb0
BB
91 if (fse->code != MEDIA_BUS_FMT_ARGB8888_1X32 &&
92 fse->code != MEDIA_BUS_FMT_AYUV8_1X32)
629bb6d4
LP
93 return -EINVAL;
94
95 fse->min_width = BRU_MIN_SIZE;
96 fse->max_width = BRU_MAX_SIZE;
97 fse->min_height = BRU_MIN_SIZE;
98 fse->max_height = BRU_MAX_SIZE;
99
100 return 0;
101}
102
103static struct v4l2_rect *bru_get_compose(struct vsp1_bru *bru,
f7234138 104 struct v4l2_subdev_pad_config *cfg,
b7e5107e 105 unsigned int pad)
629bb6d4 106{
b7e5107e 107 return v4l2_subdev_get_try_compose(&bru->entity.subdev, cfg, pad);
629bb6d4
LP
108}
109
1bd0a1bd 110static void bru_try_format(struct vsp1_bru *bru,
e790c3cb
LP
111 struct v4l2_subdev_pad_config *config,
112 unsigned int pad, struct v4l2_mbus_framefmt *fmt)
629bb6d4
LP
113{
114 struct v4l2_mbus_framefmt *format;
115
116 switch (pad) {
117 case BRU_PAD_SINK(0):
118 /* Default to YUV if the requested format is not supported. */
27ffaeb0
BB
119 if (fmt->code != MEDIA_BUS_FMT_ARGB8888_1X32 &&
120 fmt->code != MEDIA_BUS_FMT_AYUV8_1X32)
121 fmt->code = MEDIA_BUS_FMT_AYUV8_1X32;
629bb6d4
LP
122 break;
123
124 default:
125 /* The BRU can't perform format conversion. */
e790c3cb
LP
126 format = vsp1_entity_get_pad_format(&bru->entity, config,
127 BRU_PAD_SINK(0));
629bb6d4
LP
128 fmt->code = format->code;
129 break;
130 }
131
132 fmt->width = clamp(fmt->width, BRU_MIN_SIZE, BRU_MAX_SIZE);
133 fmt->height = clamp(fmt->height, BRU_MIN_SIZE, BRU_MAX_SIZE);
134 fmt->field = V4L2_FIELD_NONE;
135 fmt->colorspace = V4L2_COLORSPACE_SRGB;
136}
137
1bd0a1bd
LP
138static int bru_set_format(struct v4l2_subdev *subdev,
139 struct v4l2_subdev_pad_config *cfg,
629bb6d4
LP
140 struct v4l2_subdev_format *fmt)
141{
142 struct vsp1_bru *bru = to_bru(subdev);
e790c3cb 143 struct v4l2_subdev_pad_config *config;
629bb6d4
LP
144 struct v4l2_mbus_framefmt *format;
145
e790c3cb
LP
146 config = vsp1_entity_get_pad_config(&bru->entity, cfg, fmt->which);
147 if (!config)
148 return -EINVAL;
149
150 bru_try_format(bru, config, fmt->pad, &fmt->format);
629bb6d4 151
e790c3cb 152 format = vsp1_entity_get_pad_format(&bru->entity, config, fmt->pad);
629bb6d4
LP
153 *format = fmt->format;
154
155 /* Reset the compose rectangle */
a96c5fa4 156 if (fmt->pad != bru->entity.source_pad) {
629bb6d4
LP
157 struct v4l2_rect *compose;
158
b7e5107e 159 compose = bru_get_compose(bru, config, fmt->pad);
629bb6d4
LP
160 compose->left = 0;
161 compose->top = 0;
162 compose->width = format->width;
163 compose->height = format->height;
164 }
165
166 /* Propagate the format code to all pads */
167 if (fmt->pad == BRU_PAD_SINK(0)) {
168 unsigned int i;
169
a96c5fa4 170 for (i = 0; i <= bru->entity.source_pad; ++i) {
e790c3cb
LP
171 format = vsp1_entity_get_pad_format(&bru->entity,
172 config, i);
629bb6d4
LP
173 format->code = fmt->format.code;
174 }
175 }
176
177 return 0;
178}
179
180static int bru_get_selection(struct v4l2_subdev *subdev,
f7234138 181 struct v4l2_subdev_pad_config *cfg,
629bb6d4
LP
182 struct v4l2_subdev_selection *sel)
183{
184 struct vsp1_bru *bru = to_bru(subdev);
b7e5107e 185 struct v4l2_subdev_pad_config *config;
629bb6d4 186
a96c5fa4 187 if (sel->pad == bru->entity.source_pad)
629bb6d4
LP
188 return -EINVAL;
189
190 switch (sel->target) {
191 case V4L2_SEL_TGT_COMPOSE_BOUNDS:
192 sel->r.left = 0;
193 sel->r.top = 0;
194 sel->r.width = BRU_MAX_SIZE;
195 sel->r.height = BRU_MAX_SIZE;
196 return 0;
197
198 case V4L2_SEL_TGT_COMPOSE:
b7e5107e
LP
199 config = vsp1_entity_get_pad_config(&bru->entity, cfg,
200 sel->which);
201 if (!config)
202 return -EINVAL;
203
204 sel->r = *bru_get_compose(bru, config, sel->pad);
629bb6d4
LP
205 return 0;
206
207 default:
208 return -EINVAL;
209 }
210}
211
212static int bru_set_selection(struct v4l2_subdev *subdev,
f7234138 213 struct v4l2_subdev_pad_config *cfg,
629bb6d4
LP
214 struct v4l2_subdev_selection *sel)
215{
216 struct vsp1_bru *bru = to_bru(subdev);
e790c3cb 217 struct v4l2_subdev_pad_config *config;
629bb6d4
LP
218 struct v4l2_mbus_framefmt *format;
219 struct v4l2_rect *compose;
220
a96c5fa4 221 if (sel->pad == bru->entity.source_pad)
629bb6d4
LP
222 return -EINVAL;
223
224 if (sel->target != V4L2_SEL_TGT_COMPOSE)
225 return -EINVAL;
226
e790c3cb
LP
227 config = vsp1_entity_get_pad_config(&bru->entity, cfg, sel->which);
228 if (!config)
229 return -EINVAL;
230
629bb6d4
LP
231 /* The compose rectangle top left corner must be inside the output
232 * frame.
233 */
e790c3cb
LP
234 format = vsp1_entity_get_pad_format(&bru->entity, config,
235 bru->entity.source_pad);
629bb6d4
LP
236 sel->r.left = clamp_t(unsigned int, sel->r.left, 0, format->width - 1);
237 sel->r.top = clamp_t(unsigned int, sel->r.top, 0, format->height - 1);
238
239 /* Scaling isn't supported, the compose rectangle size must be identical
240 * to the sink format size.
241 */
e790c3cb 242 format = vsp1_entity_get_pad_format(&bru->entity, config, sel->pad);
629bb6d4
LP
243 sel->r.width = format->width;
244 sel->r.height = format->height;
245
b7e5107e 246 compose = bru_get_compose(bru, config, sel->pad);
629bb6d4
LP
247 *compose = sel->r;
248
249 return 0;
250}
251
eb9163d3 252static const struct v4l2_subdev_pad_ops bru_pad_ops = {
0efdf0f5 253 .init_cfg = vsp1_entity_init_cfg,
629bb6d4
LP
254 .enum_mbus_code = bru_enum_mbus_code,
255 .enum_frame_size = bru_enum_frame_size,
3f557220 256 .get_fmt = vsp1_subdev_get_pad_format,
629bb6d4
LP
257 .set_fmt = bru_set_format,
258 .get_selection = bru_get_selection,
259 .set_selection = bru_set_selection,
260};
261
eb9163d3 262static const struct v4l2_subdev_ops bru_ops = {
629bb6d4
LP
263 .pad = &bru_pad_ops,
264};
265
7b905f05
LP
266/* -----------------------------------------------------------------------------
267 * VSP1 Entity Operations
268 */
269
83dd019d
LP
270static void bru_configure(struct vsp1_entity *entity,
271 struct vsp1_pipeline *pipe,
fc845e52 272 struct vsp1_dl_list *dl, bool full)
7b905f05 273{
7b905f05
LP
274 struct vsp1_bru *bru = to_bru(&entity->subdev);
275 struct v4l2_mbus_framefmt *format;
276 unsigned int flags;
277 unsigned int i;
278
fc845e52
LP
279 if (!full)
280 return;
281
7b905f05
LP
282 format = vsp1_entity_get_pad_format(&bru->entity, bru->entity.config,
283 bru->entity.source_pad);
284
285 /* The hardware is extremely flexible but we have no userspace API to
286 * expose all the parameters, nor is it clear whether we would have use
287 * cases for all the supported modes. Let's just harcode the parameters
288 * to sane default values for now.
289 */
290
291 /* Disable dithering and enable color data normalization unless the
292 * format at the pipeline output is premultiplied.
293 */
294 flags = pipe->output ? pipe->output->format.flags : 0;
5e8dbbf3 295 vsp1_bru_write(bru, dl, VI6_BRU_INCTRL,
7b905f05
LP
296 flags & V4L2_PIX_FMT_FLAG_PREMUL_ALPHA ?
297 0 : VI6_BRU_INCTRL_NRM);
298
299 /* Set the background position to cover the whole output image and
300 * configure its color.
301 */
5e8dbbf3 302 vsp1_bru_write(bru, dl, VI6_BRU_VIRRPF_SIZE,
7b905f05
LP
303 (format->width << VI6_BRU_VIRRPF_SIZE_HSIZE_SHIFT) |
304 (format->height << VI6_BRU_VIRRPF_SIZE_VSIZE_SHIFT));
5e8dbbf3 305 vsp1_bru_write(bru, dl, VI6_BRU_VIRRPF_LOC, 0);
7b905f05 306
5e8dbbf3 307 vsp1_bru_write(bru, dl, VI6_BRU_VIRRPF_COL, bru->bgcolor |
7b905f05
LP
308 (0xff << VI6_BRU_VIRRPF_COL_A_SHIFT));
309
310 /* Route BRU input 1 as SRC input to the ROP unit and configure the ROP
311 * unit with a NOP operation to make BRU input 1 available as the
312 * Blend/ROP unit B SRC input.
313 */
5e8dbbf3 314 vsp1_bru_write(bru, dl, VI6_BRU_ROP, VI6_BRU_ROP_DSTSEL_BRUIN(1) |
7b905f05
LP
315 VI6_BRU_ROP_CROP(VI6_ROP_NOP) |
316 VI6_BRU_ROP_AROP(VI6_ROP_NOP));
317
318 for (i = 0; i < bru->entity.source_pad; ++i) {
319 bool premultiplied = false;
320 u32 ctrl = 0;
321
322 /* Configure all Blend/ROP units corresponding to an enabled BRU
323 * input for alpha blending. Blend/ROP units corresponding to
324 * disabled BRU inputs are used in ROP NOP mode to ignore the
325 * SRC input.
326 */
327 if (bru->inputs[i].rpf) {
328 ctrl |= VI6_BRU_CTRL_RBC;
329
330 premultiplied = bru->inputs[i].rpf->format.flags
331 & V4L2_PIX_FMT_FLAG_PREMUL_ALPHA;
332 } else {
333 ctrl |= VI6_BRU_CTRL_CROP(VI6_ROP_NOP)
334 | VI6_BRU_CTRL_AROP(VI6_ROP_NOP);
335 }
336
337 /* Select the virtual RPF as the Blend/ROP unit A DST input to
338 * serve as a background color.
339 */
340 if (i == 0)
341 ctrl |= VI6_BRU_CTRL_DSTSEL_VRPF;
342
343 /* Route BRU inputs 0 to 3 as SRC inputs to Blend/ROP units A to
344 * D in that order. The Blend/ROP unit B SRC is hardwired to the
345 * ROP unit output, the corresponding register bits must be set
346 * to 0.
347 */
348 if (i != 1)
349 ctrl |= VI6_BRU_CTRL_SRCSEL_BRUIN(i);
350
5e8dbbf3 351 vsp1_bru_write(bru, dl, VI6_BRU_CTRL(i), ctrl);
7b905f05
LP
352
353 /* Harcode the blending formula to
354 *
355 * DSTc = DSTc * (1 - SRCa) + SRCc * SRCa
356 * DSTa = DSTa * (1 - SRCa) + SRCa
357 *
358 * when the SRC input isn't premultiplied, and to
359 *
360 * DSTc = DSTc * (1 - SRCa) + SRCc
361 * DSTa = DSTa * (1 - SRCa) + SRCa
362 *
363 * otherwise.
364 */
5e8dbbf3 365 vsp1_bru_write(bru, dl, VI6_BRU_BLD(i),
7b905f05
LP
366 VI6_BRU_BLD_CCMDX_255_SRC_A |
367 (premultiplied ? VI6_BRU_BLD_CCMDY_COEFY :
368 VI6_BRU_BLD_CCMDY_SRC_A) |
369 VI6_BRU_BLD_ACMDX_255_SRC_A |
370 VI6_BRU_BLD_ACMDY_COEFY |
371 (0xff << VI6_BRU_BLD_COEFY_SHIFT));
372 }
373}
374
375static const struct vsp1_entity_operations bru_entity_ops = {
376 .configure = bru_configure,
377};
378
629bb6d4
LP
379/* -----------------------------------------------------------------------------
380 * Initialization and Cleanup
381 */
382
383struct vsp1_bru *vsp1_bru_create(struct vsp1_device *vsp1)
384{
629bb6d4
LP
385 struct vsp1_bru *bru;
386 int ret;
387
388 bru = devm_kzalloc(vsp1->dev, sizeof(*bru), GFP_KERNEL);
389 if (bru == NULL)
390 return ERR_PTR(-ENOMEM);
391
7b905f05 392 bru->entity.ops = &bru_entity_ops;
629bb6d4
LP
393 bru->entity.type = VSP1_ENTITY_BRU;
394
823329df 395 ret = vsp1_entity_init(vsp1, &bru->entity, "bru",
6a8e07b2
LP
396 vsp1->info->num_bru_inputs + 1, &bru_ops,
397 MEDIA_ENT_F_PROC_VIDEO_COMPOSER);
629bb6d4
LP
398 if (ret < 0)
399 return ERR_PTR(ret);
400
a16e2794
LP
401 /* Initialize the control handler. */
402 v4l2_ctrl_handler_init(&bru->ctrls, 1);
403 v4l2_ctrl_new_std(&bru->ctrls, &bru_ctrl_ops, V4L2_CID_BG_COLOR,
404 0, 0xffffff, 1, 0);
405
f22af945
LP
406 bru->bgcolor = 0;
407
a16e2794
LP
408 bru->entity.subdev.ctrl_handler = &bru->ctrls;
409
410 if (bru->ctrls.error) {
411 dev_err(vsp1->dev, "bru: failed to initialize controls\n");
412 ret = bru->ctrls.error;
413 vsp1_entity_destroy(&bru->entity);
414 return ERR_PTR(ret);
415 }
416
629bb6d4
LP
417 return bru;
418}
This page took 0.134598 seconds and 5 git commands to generate.