projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net: sctp: inherit auth_capable on INIT collisions
[deliverable/linux.git] / drivers / net / ethernet / broadcom / genet / bcmgenet.c
CommitLineData
1c1008c7
FF		 1/*
2 * Broadcom GENET (Gigabit Ethernet) controller driver
3 *
4 * Copyright (c) 2014 Broadcom Corporation
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
18 */
19
20#define pr_fmt(fmt) "bcmgenet: " fmt
21
22#include <linux/kernel.h>
23#include <linux/module.h>
24#include <linux/sched.h>
25#include <linux/types.h>
26#include <linux/fcntl.h>
27#include <linux/interrupt.h>
28#include <linux/string.h>
29#include <linux/if_ether.h>
30#include <linux/init.h>
31#include <linux/errno.h>
32#include <linux/delay.h>
33#include <linux/platform_device.h>
34#include <linux/dma-mapping.h>
35#include <linux/pm.h>
36#include <linux/clk.h>
1c1008c7
FF		 37#include <linux/of.h>
38#include <linux/of_address.h>
39#include <linux/of_irq.h>
40#include <linux/of_net.h>
41#include <linux/of_platform.h>
42#include <net/arp.h>
43
44#include <linux/mii.h>
45#include <linux/ethtool.h>
46#include <linux/netdevice.h>
47#include <linux/inetdevice.h>
48#include <linux/etherdevice.h>
49#include <linux/skbuff.h>
50#include <linux/in.h>
51#include <linux/ip.h>
52#include <linux/ipv6.h>
53#include <linux/phy.h>
54
55#include <asm/unaligned.h>
56
57#include "bcmgenet.h"
58
59/* Maximum number of hardware queues, downsized if needed */
60#define GENET_MAX_MQ_CNT 4
61
62/* Default highest priority queue for multi queue support */
63#define GENET_Q0_PRIORITY 0
64
65#define GENET_DEFAULT_BD_CNT \
66 (TOTAL_DESC - priv->hw_params->tx_queues * priv->hw_params->bds_cnt)
67
68#define RX_BUF_LENGTH 2048
69#define SKB_ALIGNMENT 32
70
71/* Tx/Rx DMA register offset, skip 256 descriptors */
72#define WORDS_PER_BD(p) (p->hw_params->words_per_bd)
73#define DMA_DESC_SIZE (WORDS_PER_BD(priv) * sizeof(u32))
74
75#define GENET_TDMA_REG_OFF (priv->hw_params->tdma_offset + \
76 TOTAL_DESC * DMA_DESC_SIZE)
77
78#define GENET_RDMA_REG_OFF (priv->hw_params->rdma_offset + \
79 TOTAL_DESC * DMA_DESC_SIZE)
80
81static inline void dmadesc_set_length_status(struct bcmgenet_priv *priv,
82 void __iomem *d, u32 value)
83{
84 __raw_writel(value, d + DMA_DESC_LENGTH_STATUS);
85}
86
87static inline u32 dmadesc_get_length_status(struct bcmgenet_priv *priv,
88 void __iomem *d)
89{
90 return __raw_readl(d + DMA_DESC_LENGTH_STATUS);
91}
92
93static inline void dmadesc_set_addr(struct bcmgenet_priv *priv,
94 void __iomem *d,
95 dma_addr_t addr)
96{
97 __raw_writel(lower_32_bits(addr), d + DMA_DESC_ADDRESS_LO);
98
99 /* Register writes to GISB bus can take couple hundred nanoseconds
100 * and are done for each packet, save these expensive writes unless
101 * the platform is explicitely configured for 64-bits/LPAE.
102 */
103#ifdef CONFIG_PHYS_ADDR_T_64BIT
104 if (priv->hw_params->flags & GENET_HAS_40BITS)
105 __raw_writel(upper_32_bits(addr), d + DMA_DESC_ADDRESS_HI);
106#endif
107}
108
109/* Combined address + length/status setter */
110static inline void dmadesc_set(struct bcmgenet_priv *priv,
111 void __iomem *d, dma_addr_t addr, u32 val)
112{
113 dmadesc_set_length_status(priv, d, val);
114 dmadesc_set_addr(priv, d, addr);
115}
116
117static inline dma_addr_t dmadesc_get_addr(struct bcmgenet_priv *priv,
118 void __iomem *d)
119{
120 dma_addr_t addr;
121
122 addr = __raw_readl(d + DMA_DESC_ADDRESS_LO);
123
124 /* Register writes to GISB bus can take couple hundred nanoseconds
125 * and are done for each packet, save these expensive writes unless
126 * the platform is explicitely configured for 64-bits/LPAE.
127 */
128#ifdef CONFIG_PHYS_ADDR_T_64BIT
129 if (priv->hw_params->flags & GENET_HAS_40BITS)
130 addr |= (u64)__raw_readl(d + DMA_DESC_ADDRESS_HI) << 32;
131#endif
132 return addr;
133}
134
135#define GENET_VER_FMT "%1d.%1d EPHY: 0x%04x"
136
137#define GENET_MSG_DEFAULT (NETIF_MSG_DRV | NETIF_MSG_PROBE | \
138 NETIF_MSG_LINK)
139
140static inline u32 bcmgenet_rbuf_ctrl_get(struct bcmgenet_priv *priv)
141{
142 if (GENET_IS_V1(priv))
143 return bcmgenet_rbuf_readl(priv, RBUF_FLUSH_CTRL_V1);
144 else
145 return bcmgenet_sys_readl(priv, SYS_RBUF_FLUSH_CTRL);
146}
147
148static inline void bcmgenet_rbuf_ctrl_set(struct bcmgenet_priv *priv, u32 val)
149{
150 if (GENET_IS_V1(priv))
151 bcmgenet_rbuf_writel(priv, val, RBUF_FLUSH_CTRL_V1);
152 else
153 bcmgenet_sys_writel(priv, val, SYS_RBUF_FLUSH_CTRL);
154}
155
156/* These macros are defined to deal with register map change
157 * between GENET1.1 and GENET2. Only those currently being used
158 * by driver are defined.
159 */
160static inline u32 bcmgenet_tbuf_ctrl_get(struct bcmgenet_priv *priv)
161{
162 if (GENET_IS_V1(priv))
163 return bcmgenet_rbuf_readl(priv, TBUF_CTRL_V1);
164 else
165 return __raw_readl(priv->base +
166 priv->hw_params->tbuf_offset + TBUF_CTRL);
167}
168
169static inline void bcmgenet_tbuf_ctrl_set(struct bcmgenet_priv *priv, u32 val)
170{
171 if (GENET_IS_V1(priv))
172 bcmgenet_rbuf_writel(priv, val, TBUF_CTRL_V1);
173 else
174 __raw_writel(val, priv->base +
175 priv->hw_params->tbuf_offset + TBUF_CTRL);
176}
177
178static inline u32 bcmgenet_bp_mc_get(struct bcmgenet_priv *priv)
179{
180 if (GENET_IS_V1(priv))
181 return bcmgenet_rbuf_readl(priv, TBUF_BP_MC_V1);
182 else
183 return __raw_readl(priv->base +
184 priv->hw_params->tbuf_offset + TBUF_BP_MC);
185}
186
187static inline void bcmgenet_bp_mc_set(struct bcmgenet_priv *priv, u32 val)
188{
189 if (GENET_IS_V1(priv))
190 bcmgenet_rbuf_writel(priv, val, TBUF_BP_MC_V1);
191 else
192 __raw_writel(val, priv->base +
193 priv->hw_params->tbuf_offset + TBUF_BP_MC);
194}
195
196/* RX/TX DMA register accessors */
197enum dma_reg {
198 DMA_RING_CFG = 0,
199 DMA_CTRL,
200 DMA_STATUS,
201 DMA_SCB_BURST_SIZE,
202 DMA_ARB_CTRL,
203 DMA_PRIORITY,
204 DMA_RING_PRIORITY,
205};
206
207static const u8 bcmgenet_dma_regs_v3plus[] = {
208 [DMA_RING_CFG] = 0x00,
209 [DMA_CTRL] = 0x04,
210 [DMA_STATUS] = 0x08,
211 [DMA_SCB_BURST_SIZE] = 0x0C,
212 [DMA_ARB_CTRL] = 0x2C,
213 [DMA_PRIORITY] = 0x30,
214 [DMA_RING_PRIORITY] = 0x38,
215};
216
217static const u8 bcmgenet_dma_regs_v2[] = {
218 [DMA_RING_CFG] = 0x00,
219 [DMA_CTRL] = 0x04,
220 [DMA_STATUS] = 0x08,
221 [DMA_SCB_BURST_SIZE] = 0x0C,
222 [DMA_ARB_CTRL] = 0x30,
223 [DMA_PRIORITY] = 0x34,
224 [DMA_RING_PRIORITY] = 0x3C,
225};
226
227static const u8 bcmgenet_dma_regs_v1[] = {
228 [DMA_CTRL] = 0x00,
229 [DMA_STATUS] = 0x04,
230 [DMA_SCB_BURST_SIZE] = 0x0C,
231 [DMA_ARB_CTRL] = 0x30,
232 [DMA_PRIORITY] = 0x34,
233 [DMA_RING_PRIORITY] = 0x3C,
234};
235
236/* Set at runtime once bcmgenet version is known */
237static const u8 *bcmgenet_dma_regs;
238
239static inline struct bcmgenet_priv *dev_to_priv(struct device *dev)
240{
241 return netdev_priv(dev_get_drvdata(dev));
242}
243
244static inline u32 bcmgenet_tdma_readl(struct bcmgenet_priv *priv,
245 enum dma_reg r)
246{
247 return __raw_readl(priv->base + GENET_TDMA_REG_OFF +
248 DMA_RINGS_SIZE + bcmgenet_dma_regs[r]);
249}
250
251static inline void bcmgenet_tdma_writel(struct bcmgenet_priv *priv,
252 u32 val, enum dma_reg r)
253{
254 __raw_writel(val, priv->base + GENET_TDMA_REG_OFF +
255 DMA_RINGS_SIZE + bcmgenet_dma_regs[r]);
256}
257
258static inline u32 bcmgenet_rdma_readl(struct bcmgenet_priv *priv,
259 enum dma_reg r)
260{
261 return __raw_readl(priv->base + GENET_RDMA_REG_OFF +
262 DMA_RINGS_SIZE + bcmgenet_dma_regs[r]);
263}
264
265static inline void bcmgenet_rdma_writel(struct bcmgenet_priv *priv,
266 u32 val, enum dma_reg r)
267{
268 __raw_writel(val, priv->base + GENET_RDMA_REG_OFF +
269 DMA_RINGS_SIZE + bcmgenet_dma_regs[r]);
270}
271
272/* RDMA/TDMA ring registers and accessors
273 * we merge the common fields and just prefix with T/D the registers
274 * having different meaning depending on the direction
275 */
276enum dma_ring_reg {
277 TDMA_READ_PTR = 0,
278 RDMA_WRITE_PTR = TDMA_READ_PTR,
279 TDMA_READ_PTR_HI,
280 RDMA_WRITE_PTR_HI = TDMA_READ_PTR_HI,
281 TDMA_CONS_INDEX,
282 RDMA_PROD_INDEX = TDMA_CONS_INDEX,
283 TDMA_PROD_INDEX,
284 RDMA_CONS_INDEX = TDMA_PROD_INDEX,
285 DMA_RING_BUF_SIZE,
286 DMA_START_ADDR,
287 DMA_START_ADDR_HI,
288 DMA_END_ADDR,
289 DMA_END_ADDR_HI,
290 DMA_MBUF_DONE_THRESH,
291 TDMA_FLOW_PERIOD,
292 RDMA_XON_XOFF_THRESH = TDMA_FLOW_PERIOD,
293 TDMA_WRITE_PTR,
294 RDMA_READ_PTR = TDMA_WRITE_PTR,
295 TDMA_WRITE_PTR_HI,
296 RDMA_READ_PTR_HI = TDMA_WRITE_PTR_HI
297};
298
299/* GENET v4 supports 40-bits pointer addressing
300 * for obvious reasons the LO and HI word parts
301 * are contiguous, but this offsets the other
302 * registers.
303 */
304static const u8 genet_dma_ring_regs_v4[] = {
305 [TDMA_READ_PTR] = 0x00,
306 [TDMA_READ_PTR_HI] = 0x04,
307 [TDMA_CONS_INDEX] = 0x08,
308 [TDMA_PROD_INDEX] = 0x0C,
309 [DMA_RING_BUF_SIZE] = 0x10,
310 [DMA_START_ADDR] = 0x14,
311 [DMA_START_ADDR_HI] = 0x18,
312 [DMA_END_ADDR] = 0x1C,
313 [DMA_END_ADDR_HI] = 0x20,
314 [DMA_MBUF_DONE_THRESH] = 0x24,
315 [TDMA_FLOW_PERIOD] = 0x28,
316 [TDMA_WRITE_PTR] = 0x2C,
317 [TDMA_WRITE_PTR_HI] = 0x30,
318};
319
320static const u8 genet_dma_ring_regs_v123[] = {
321 [TDMA_READ_PTR] = 0x00,
322 [TDMA_CONS_INDEX] = 0x04,
323 [TDMA_PROD_INDEX] = 0x08,
324 [DMA_RING_BUF_SIZE] = 0x0C,
325 [DMA_START_ADDR] = 0x10,
326 [DMA_END_ADDR] = 0x14,
327 [DMA_MBUF_DONE_THRESH] = 0x18,
328 [TDMA_FLOW_PERIOD] = 0x1C,
329 [TDMA_WRITE_PTR] = 0x20,
330};
331
332/* Set at runtime once GENET version is known */
333static const u8 *genet_dma_ring_regs;
334
335static inline u32 bcmgenet_tdma_ring_readl(struct bcmgenet_priv *priv,
336 unsigned int ring,
337 enum dma_ring_reg r)
338{
339 return __raw_readl(priv->base + GENET_TDMA_REG_OFF +
340 (DMA_RING_SIZE * ring) +
341 genet_dma_ring_regs[r]);
342}
343
344static inline void bcmgenet_tdma_ring_writel(struct bcmgenet_priv *priv,
345 unsigned int ring,
346 u32 val,
347 enum dma_ring_reg r)
348{
349 __raw_writel(val, priv->base + GENET_TDMA_REG_OFF +
350 (DMA_RING_SIZE * ring) +
351 genet_dma_ring_regs[r]);
352}
353
354static inline u32 bcmgenet_rdma_ring_readl(struct bcmgenet_priv *priv,
355 unsigned int ring,
356 enum dma_ring_reg r)
357{
358 return __raw_readl(priv->base + GENET_RDMA_REG_OFF +
359 (DMA_RING_SIZE * ring) +
360 genet_dma_ring_regs[r]);
361}
362
363static inline void bcmgenet_rdma_ring_writel(struct bcmgenet_priv *priv,
364 unsigned int ring,
365 u32 val,
366 enum dma_ring_reg r)
367{
368 __raw_writel(val, priv->base + GENET_RDMA_REG_OFF +
369 (DMA_RING_SIZE * ring) +
370 genet_dma_ring_regs[r]);
371}
372
373static int bcmgenet_get_settings(struct net_device *dev,
374 struct ethtool_cmd *cmd)
375{
376 struct bcmgenet_priv *priv = netdev_priv(dev);
377
378 if (!netif_running(dev))
379 return -EINVAL;
380
381 if (!priv->phydev)
382 return -ENODEV;
383
384 return phy_ethtool_gset(priv->phydev, cmd);
385}
386
387static int bcmgenet_set_settings(struct net_device *dev,
388 struct ethtool_cmd *cmd)
389{
390 struct bcmgenet_priv *priv = netdev_priv(dev);
391
392 if (!netif_running(dev))
393 return -EINVAL;
394
395 if (!priv->phydev)
396 return -ENODEV;
397
398 return phy_ethtool_sset(priv->phydev, cmd);
399}
400
401static int bcmgenet_set_rx_csum(struct net_device *dev,
402 netdev_features_t wanted)
403{
404 struct bcmgenet_priv *priv = netdev_priv(dev);
405 u32 rbuf_chk_ctrl;
406 bool rx_csum_en;
407
408 rx_csum_en = !!(wanted & NETIF_F_RXCSUM);
409
410 rbuf_chk_ctrl = bcmgenet_rbuf_readl(priv, RBUF_CHK_CTRL);
411
412 /* enable rx checksumming */
413 if (rx_csum_en)
414 rbuf_chk_ctrl |= RBUF_RXCHK_EN;
415 else
416 rbuf_chk_ctrl &= ~RBUF_RXCHK_EN;
417 priv->desc_rxchk_en = rx_csum_en;
ebe5e3c6
FF		 418
419 /* If UniMAC forwards CRC, we need to skip over it to get
420 * a valid CHK bit to be set in the per-packet status word
421 */
422 if (rx_csum_en && priv->crc_fwd_en)
423 rbuf_chk_ctrl |= RBUF_SKIP_FCS;
424 else
425 rbuf_chk_ctrl &= ~RBUF_SKIP_FCS;
426
1c1008c7
FF		 427 bcmgenet_rbuf_writel(priv, rbuf_chk_ctrl, RBUF_CHK_CTRL);
428
429 return 0;
430}
431
432static int bcmgenet_set_tx_csum(struct net_device *dev,
433 netdev_features_t wanted)
434{
435 struct bcmgenet_priv *priv = netdev_priv(dev);
436 bool desc_64b_en;
437 u32 tbuf_ctrl, rbuf_ctrl;
438
439 tbuf_ctrl = bcmgenet_tbuf_ctrl_get(priv);
440 rbuf_ctrl = bcmgenet_rbuf_readl(priv, RBUF_CTRL);
441
442 desc_64b_en = !!(wanted & (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM));
443
444 /* enable 64 bytes descriptor in both directions (RBUF and TBUF) */
445 if (desc_64b_en) {
446 tbuf_ctrl |= RBUF_64B_EN;
447 rbuf_ctrl |= RBUF_64B_EN;
448 } else {
449 tbuf_ctrl &= ~RBUF_64B_EN;
450 rbuf_ctrl &= ~RBUF_64B_EN;
451 }
452 priv->desc_64b_en = desc_64b_en;
453
454 bcmgenet_tbuf_ctrl_set(priv, tbuf_ctrl);
455 bcmgenet_rbuf_writel(priv, rbuf_ctrl, RBUF_CTRL);
456
457 return 0;
458}
459
460static int bcmgenet_set_features(struct net_device *dev,
461 netdev_features_t features)
462{
463 netdev_features_t changed = features ^ dev->features;
464 netdev_features_t wanted = dev->wanted_features;
465 int ret = 0;
466
467 if (changed & (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM))
468 ret = bcmgenet_set_tx_csum(dev, wanted);
469 if (changed & (NETIF_F_RXCSUM))
470 ret = bcmgenet_set_rx_csum(dev, wanted);
471
472 return ret;
473}
474
475static u32 bcmgenet_get_msglevel(struct net_device *dev)
476{
477 struct bcmgenet_priv *priv = netdev_priv(dev);
478
479 return priv->msg_enable;
480}
481
482static void bcmgenet_set_msglevel(struct net_device *dev, u32 level)
483{
484 struct bcmgenet_priv *priv = netdev_priv(dev);
485
486 priv->msg_enable = level;
487}
488
489/* standard ethtool support functions. */
490enum bcmgenet_stat_type {
491 BCMGENET_STAT_NETDEV = -1,
492 BCMGENET_STAT_MIB_RX,
493 BCMGENET_STAT_MIB_TX,
494 BCMGENET_STAT_RUNT,
495 BCMGENET_STAT_MISC,
496};
497
498struct bcmgenet_stats {
499 char stat_string[ETH_GSTRING_LEN];
500 int stat_sizeof;
501 int stat_offset;
502 enum bcmgenet_stat_type type;
503 /* reg offset from UMAC base for misc counters */
504 u16 reg_offset;
505};
506
507#define STAT_NETDEV(m) { \
508 .stat_string = __stringify(m), \
509 .stat_sizeof = sizeof(((struct net_device_stats *)0)->m), \
510 .stat_offset = offsetof(struct net_device_stats, m), \
511 .type = BCMGENET_STAT_NETDEV, \
512}
513
514#define STAT_GENET_MIB(str, m, _type) { \
515 .stat_string = str, \
516 .stat_sizeof = sizeof(((struct bcmgenet_priv *)0)->m), \
517 .stat_offset = offsetof(struct bcmgenet_priv, m), \
518 .type = _type, \
519}
520
521#define STAT_GENET_MIB_RX(str, m) STAT_GENET_MIB(str, m, BCMGENET_STAT_MIB_RX)
522#define STAT_GENET_MIB_TX(str, m) STAT_GENET_MIB(str, m, BCMGENET_STAT_MIB_TX)
523#define STAT_GENET_RUNT(str, m) STAT_GENET_MIB(str, m, BCMGENET_STAT_RUNT)
524
525#define STAT_GENET_MISC(str, m, offset) { \
526 .stat_string = str, \
527 .stat_sizeof = sizeof(((struct bcmgenet_priv *)0)->m), \
528 .stat_offset = offsetof(struct bcmgenet_priv, m), \
529 .type = BCMGENET_STAT_MISC, \
530 .reg_offset = offset, \
531}
532
533
534/* There is a 0xC gap between the end of RX and beginning of TX stats and then
535 * between the end of TX stats and the beginning of the RX RUNT
536 */
537#define BCMGENET_STAT_OFFSET 0xc
538
539/* Hardware counters must be kept in sync because the order/offset
540 * is important here (order in structure declaration = order in hardware)
541 */
542static const struct bcmgenet_stats bcmgenet_gstrings_stats[] = {
543 /* general stats */
544 STAT_NETDEV(rx_packets),
545 STAT_NETDEV(tx_packets),
546 STAT_NETDEV(rx_bytes),
547 STAT_NETDEV(tx_bytes),
548 STAT_NETDEV(rx_errors),
549 STAT_NETDEV(tx_errors),
550 STAT_NETDEV(rx_dropped),
551 STAT_NETDEV(tx_dropped),
552 STAT_NETDEV(multicast),
553 /* UniMAC RSV counters */
554 STAT_GENET_MIB_RX("rx_64_octets", mib.rx.pkt_cnt.cnt_64),
555 STAT_GENET_MIB_RX("rx_65_127_oct", mib.rx.pkt_cnt.cnt_127),
556 STAT_GENET_MIB_RX("rx_128_255_oct", mib.rx.pkt_cnt.cnt_255),
557 STAT_GENET_MIB_RX("rx_256_511_oct", mib.rx.pkt_cnt.cnt_511),
558 STAT_GENET_MIB_RX("rx_512_1023_oct", mib.rx.pkt_cnt.cnt_1023),
559 STAT_GENET_MIB_RX("rx_1024_1518_oct", mib.rx.pkt_cnt.cnt_1518),
560 STAT_GENET_MIB_RX("rx_vlan_1519_1522_oct", mib.rx.pkt_cnt.cnt_mgv),
561 STAT_GENET_MIB_RX("rx_1522_2047_oct", mib.rx.pkt_cnt.cnt_2047),
562 STAT_GENET_MIB_RX("rx_2048_4095_oct", mib.rx.pkt_cnt.cnt_4095),
563 STAT_GENET_MIB_RX("rx_4096_9216_oct", mib.rx.pkt_cnt.cnt_9216),
564 STAT_GENET_MIB_RX("rx_pkts", mib.rx.pkt),
565 STAT_GENET_MIB_RX("rx_bytes", mib.rx.bytes),
566 STAT_GENET_MIB_RX("rx_multicast", mib.rx.mca),
567 STAT_GENET_MIB_RX("rx_broadcast", mib.rx.bca),
568 STAT_GENET_MIB_RX("rx_fcs", mib.rx.fcs),
569 STAT_GENET_MIB_RX("rx_control", mib.rx.cf),
570 STAT_GENET_MIB_RX("rx_pause", mib.rx.pf),
571 STAT_GENET_MIB_RX("rx_unknown", mib.rx.uo),
572 STAT_GENET_MIB_RX("rx_align", mib.rx.aln),
573 STAT_GENET_MIB_RX("rx_outrange", mib.rx.flr),
574 STAT_GENET_MIB_RX("rx_code", mib.rx.cde),
575 STAT_GENET_MIB_RX("rx_carrier", mib.rx.fcr),
576 STAT_GENET_MIB_RX("rx_oversize", mib.rx.ovr),
577 STAT_GENET_MIB_RX("rx_jabber", mib.rx.jbr),
578 STAT_GENET_MIB_RX("rx_mtu_err", mib.rx.mtue),
579 STAT_GENET_MIB_RX("rx_good_pkts", mib.rx.pok),
580 STAT_GENET_MIB_RX("rx_unicast", mib.rx.uc),
581 STAT_GENET_MIB_RX("rx_ppp", mib.rx.ppp),
582 STAT_GENET_MIB_RX("rx_crc", mib.rx.rcrc),
583 /* UniMAC TSV counters */
584 STAT_GENET_MIB_TX("tx_64_octets", mib.tx.pkt_cnt.cnt_64),
585 STAT_GENET_MIB_TX("tx_65_127_oct", mib.tx.pkt_cnt.cnt_127),
586 STAT_GENET_MIB_TX("tx_128_255_oct", mib.tx.pkt_cnt.cnt_255),
587 STAT_GENET_MIB_TX("tx_256_511_oct", mib.tx.pkt_cnt.cnt_511),
588 STAT_GENET_MIB_TX("tx_512_1023_oct", mib.tx.pkt_cnt.cnt_1023),
589 STAT_GENET_MIB_TX("tx_1024_1518_oct", mib.tx.pkt_cnt.cnt_1518),
590 STAT_GENET_MIB_TX("tx_vlan_1519_1522_oct", mib.tx.pkt_cnt.cnt_mgv),
591 STAT_GENET_MIB_TX("tx_1522_2047_oct", mib.tx.pkt_cnt.cnt_2047),
592 STAT_GENET_MIB_TX("tx_2048_4095_oct", mib.tx.pkt_cnt.cnt_4095),
593 STAT_GENET_MIB_TX("tx_4096_9216_oct", mib.tx.pkt_cnt.cnt_9216),
594 STAT_GENET_MIB_TX("tx_pkts", mib.tx.pkts),
595 STAT_GENET_MIB_TX("tx_multicast", mib.tx.mca),
596 STAT_GENET_MIB_TX("tx_broadcast", mib.tx.bca),
597 STAT_GENET_MIB_TX("tx_pause", mib.tx.pf),
598 STAT_GENET_MIB_TX("tx_control", mib.tx.cf),
599 STAT_GENET_MIB_TX("tx_fcs_err", mib.tx.fcs),
600 STAT_GENET_MIB_TX("tx_oversize", mib.tx.ovr),
601 STAT_GENET_MIB_TX("tx_defer", mib.tx.drf),
602 STAT_GENET_MIB_TX("tx_excess_defer", mib.tx.edf),
603 STAT_GENET_MIB_TX("tx_single_col", mib.tx.scl),
604 STAT_GENET_MIB_TX("tx_multi_col", mib.tx.mcl),
605 STAT_GENET_MIB_TX("tx_late_col", mib.tx.lcl),
606 STAT_GENET_MIB_TX("tx_excess_col", mib.tx.ecl),
607 STAT_GENET_MIB_TX("tx_frags", mib.tx.frg),
608 STAT_GENET_MIB_TX("tx_total_col", mib.tx.ncl),
609 STAT_GENET_MIB_TX("tx_jabber", mib.tx.jbr),
610 STAT_GENET_MIB_TX("tx_bytes", mib.tx.bytes),
611 STAT_GENET_MIB_TX("tx_good_pkts", mib.tx.pok),
612 STAT_GENET_MIB_TX("tx_unicast", mib.tx.uc),
613 /* UniMAC RUNT counters */
614 STAT_GENET_RUNT("rx_runt_pkts", mib.rx_runt_cnt),
615 STAT_GENET_RUNT("rx_runt_valid_fcs", mib.rx_runt_fcs),
616 STAT_GENET_RUNT("rx_runt_inval_fcs_align", mib.rx_runt_fcs_align),
617 STAT_GENET_RUNT("rx_runt_bytes", mib.rx_runt_bytes),
618 /* Misc UniMAC counters */
619 STAT_GENET_MISC("rbuf_ovflow_cnt", mib.rbuf_ovflow_cnt,
620 UMAC_RBUF_OVFL_CNT),
621 STAT_GENET_MISC("rbuf_err_cnt", mib.rbuf_err_cnt, UMAC_RBUF_ERR_CNT),
622 STAT_GENET_MISC("mdf_err_cnt", mib.mdf_err_cnt, UMAC_MDF_ERR_CNT),
623};
624
625#define BCMGENET_STATS_LEN ARRAY_SIZE(bcmgenet_gstrings_stats)
626
627static void bcmgenet_get_drvinfo(struct net_device *dev,
628 struct ethtool_drvinfo *info)
629{
630 strlcpy(info->driver, "bcmgenet", sizeof(info->driver));
631 strlcpy(info->version, "v2.0", sizeof(info->version));
632 info->n_stats = BCMGENET_STATS_LEN;
633
634}
635
636static int bcmgenet_get_sset_count(struct net_device *dev, int string_set)
637{
638 switch (string_set) {
639 case ETH_SS_STATS:
640 return BCMGENET_STATS_LEN;
641 default:
642 return -EOPNOTSUPP;
643 }
644}
645
646static void bcmgenet_get_strings(struct net_device *dev,
647 u32 stringset, u8 *data)
648{
649 int i;
650
651 switch (stringset) {
652 case ETH_SS_STATS:
653 for (i = 0; i < BCMGENET_STATS_LEN; i++) {
654 memcpy(data + i * ETH_GSTRING_LEN,
655 bcmgenet_gstrings_stats[i].stat_string,
656 ETH_GSTRING_LEN);
657 }
658 break;
659 }
660}
661
662static void bcmgenet_update_mib_counters(struct bcmgenet_priv *priv)
663{
664 int i, j = 0;
665
666 for (i = 0; i < BCMGENET_STATS_LEN; i++) {
667 const struct bcmgenet_stats *s;
668 u8 offset = 0;
669 u32 val = 0;
670 char *p;
671
672 s = &bcmgenet_gstrings_stats[i];
673 switch (s->type) {
674 case BCMGENET_STAT_NETDEV:
675 continue;
676 case BCMGENET_STAT_MIB_RX:
677 case BCMGENET_STAT_MIB_TX:
678 case BCMGENET_STAT_RUNT:
679 if (s->type != BCMGENET_STAT_MIB_RX)
680 offset = BCMGENET_STAT_OFFSET;
681 val = bcmgenet_umac_readl(priv, UMAC_MIB_START +
682 j + offset);
683 break;
684 case BCMGENET_STAT_MISC:
685 val = bcmgenet_umac_readl(priv, s->reg_offset);
686 /* clear if overflowed */
687 if (val == ~0)
688 bcmgenet_umac_writel(priv, 0, s->reg_offset);
689 break;
690 }
691
692 j += s->stat_sizeof;
693 p = (char *)priv + s->stat_offset;
694 *(u32 *)p = val;
695 }
696}
697
698static void bcmgenet_get_ethtool_stats(struct net_device *dev,
699 struct ethtool_stats *stats,
700 u64 *data)
701{
702 struct bcmgenet_priv *priv = netdev_priv(dev);
703 int i;
704
705 if (netif_running(dev))
706 bcmgenet_update_mib_counters(priv);
707
708 for (i = 0; i < BCMGENET_STATS_LEN; i++) {
709 const struct bcmgenet_stats *s;
710 char *p;
711
712 s = &bcmgenet_gstrings_stats[i];
713 if (s->type == BCMGENET_STAT_NETDEV)
714 p = (char *)&dev->stats;
715 else
716 p = (char *)priv;
717 p += s->stat_offset;
718 data[i] = *(u32 *)p;
719 }
720}
721
722/* standard ethtool support functions. */
723static struct ethtool_ops bcmgenet_ethtool_ops = {
724 .get_strings = bcmgenet_get_strings,
725 .get_sset_count = bcmgenet_get_sset_count,
726 .get_ethtool_stats = bcmgenet_get_ethtool_stats,
727 .get_settings = bcmgenet_get_settings,
728 .set_settings = bcmgenet_set_settings,
729 .get_drvinfo = bcmgenet_get_drvinfo,
730 .get_link = ethtool_op_get_link,
731 .get_msglevel = bcmgenet_get_msglevel,
732 .set_msglevel = bcmgenet_set_msglevel,
733};
734
735/* Power down the unimac, based on mode. */
736static void bcmgenet_power_down(struct bcmgenet_priv *priv,
737 enum bcmgenet_power_mode mode)
738{
739 u32 reg;
740
741 switch (mode) {
742 case GENET_POWER_CABLE_SENSE:
80d8e96d 743 phy_detach(priv->phydev);
1c1008c7
FF		 744 break;
745
746 case GENET_POWER_PASSIVE:
747 /* Power down LED */
748 bcmgenet_mii_reset(priv->dev);
749 if (priv->hw_params->flags & GENET_HAS_EXT) {
750 reg = bcmgenet_ext_readl(priv, EXT_EXT_PWR_MGMT);
751 reg |= (EXT_PWR_DOWN_PHY |
752 EXT_PWR_DOWN_DLL | EXT_PWR_DOWN_BIAS);
753 bcmgenet_ext_writel(priv, reg, EXT_EXT_PWR_MGMT);
754 }
755 break;
756 default:
757 break;
758 }
759}
760
761static void bcmgenet_power_up(struct bcmgenet_priv *priv,
762 enum bcmgenet_power_mode mode)
763{
764 u32 reg;
765
766 if (!(priv->hw_params->flags & GENET_HAS_EXT))
767 return;
768
769 reg = bcmgenet_ext_readl(priv, EXT_EXT_PWR_MGMT);
770
771 switch (mode) {
772 case GENET_POWER_PASSIVE:
773 reg &= ~(EXT_PWR_DOWN_DLL | EXT_PWR_DOWN_PHY |
774 EXT_PWR_DOWN_BIAS);
775 /* fallthrough */
776 case GENET_POWER_CABLE_SENSE:
777 /* enable APD */
778 reg |= EXT_PWR_DN_EN_LD;
779 break;
780 default:
781 break;
782 }
783
784 bcmgenet_ext_writel(priv, reg, EXT_EXT_PWR_MGMT);
785 bcmgenet_mii_reset(priv->dev);
786}
787
788/* ioctl handle special commands that are not present in ethtool. */
789static int bcmgenet_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
790{
791 struct bcmgenet_priv *priv = netdev_priv(dev);
792 int val = 0;
793
794 if (!netif_running(dev))
795 return -EINVAL;
796
797 switch (cmd) {
798 case SIOCGMIIPHY:
799 case SIOCGMIIREG:
800 case SIOCSMIIREG:
801 if (!priv->phydev)
802 val = -ENODEV;
803 else
804 val = phy_mii_ioctl(priv->phydev, rq, cmd);
805 break;
806
807 default:
808 val = -EINVAL;
809 break;
810 }
811
812 return val;
813}
814
815static struct enet_cb *bcmgenet_get_txcb(struct bcmgenet_priv *priv,
816 struct bcmgenet_tx_ring *ring)
817{
818 struct enet_cb *tx_cb_ptr;
819
820 tx_cb_ptr = ring->cbs;
821 tx_cb_ptr += ring->write_ptr - ring->cb_ptr;
822 tx_cb_ptr->bd_addr = priv->tx_bds + ring->write_ptr * DMA_DESC_SIZE;
823 /* Advancing local write pointer */
824 if (ring->write_ptr == ring->end_ptr)
825 ring->write_ptr = ring->cb_ptr;
826 else
827 ring->write_ptr++;
828
829 return tx_cb_ptr;
830}
831
832/* Simple helper to free a control block's resources */
833static void bcmgenet_free_cb(struct enet_cb *cb)
834{
835 dev_kfree_skb_any(cb->skb);
836 cb->skb = NULL;
837 dma_unmap_addr_set(cb, dma_addr, 0);
838}
839
840static inline void bcmgenet_tx_ring16_int_disable(struct bcmgenet_priv *priv,
841 struct bcmgenet_tx_ring *ring)
842{
843 bcmgenet_intrl2_0_writel(priv,
844 UMAC_IRQ_TXDMA_BDONE | UMAC_IRQ_TXDMA_PDONE,
845 INTRL2_CPU_MASK_SET);
846}
847
848static inline void bcmgenet_tx_ring16_int_enable(struct bcmgenet_priv *priv,
849 struct bcmgenet_tx_ring *ring)
850{
851 bcmgenet_intrl2_0_writel(priv,
852 UMAC_IRQ_TXDMA_BDONE | UMAC_IRQ_TXDMA_PDONE,
853 INTRL2_CPU_MASK_CLEAR);
854}
855
856static inline void bcmgenet_tx_ring_int_enable(struct bcmgenet_priv *priv,
857 struct bcmgenet_tx_ring *ring)
858{
859 bcmgenet_intrl2_1_writel(priv,
860 (1 << ring->index), INTRL2_CPU_MASK_CLEAR);
861 priv->int1_mask &= ~(1 << ring->index);
862}
863
864static inline void bcmgenet_tx_ring_int_disable(struct bcmgenet_priv *priv,
865 struct bcmgenet_tx_ring *ring)
866{
867 bcmgenet_intrl2_1_writel(priv,
868 (1 << ring->index), INTRL2_CPU_MASK_SET);
869 priv->int1_mask |= (1 << ring->index);
870}
871
872/* Unlocked version of the reclaim routine */
873static void __bcmgenet_tx_reclaim(struct net_device *dev,
874 struct bcmgenet_tx_ring *ring)
875{
876 struct bcmgenet_priv *priv = netdev_priv(dev);
877 int last_tx_cn, last_c_index, num_tx_bds;
878 struct enet_cb *tx_cb_ptr;
b2cde2cc 879 struct netdev_queue *txq;
1c1008c7
FF		 880 unsigned int c_index;
881
882 /* Compute how many buffers are transmited since last xmit call */
883 c_index = bcmgenet_tdma_ring_readl(priv, ring->index, TDMA_CONS_INDEX);
b2cde2cc 884 txq = netdev_get_tx_queue(dev, ring->queue);
1c1008c7
FF		 885
886 last_c_index = ring->c_index;
887 num_tx_bds = ring->size;
888
889 c_index &= (num_tx_bds - 1);
890
891 if (c_index >= last_c_index)
892 last_tx_cn = c_index - last_c_index;
893 else
894 last_tx_cn = num_tx_bds - last_c_index + c_index;
895
896 netif_dbg(priv, tx_done, dev,
897 "%s ring=%d index=%d last_tx_cn=%d last_index=%d\n",
898 __func__, ring->index,
899 c_index, last_tx_cn, last_c_index);
900
901 /* Reclaim transmitted buffers */
902 while (last_tx_cn-- > 0) {
903 tx_cb_ptr = ring->cbs + last_c_index;
904 if (tx_cb_ptr->skb) {
905 dev->stats.tx_bytes += tx_cb_ptr->skb->len;
906 dma_unmap_single(&dev->dev,
907 dma_unmap_addr(tx_cb_ptr, dma_addr),
908 tx_cb_ptr->skb->len,
909 DMA_TO_DEVICE);
910 bcmgenet_free_cb(tx_cb_ptr);
911 } else if (dma_unmap_addr(tx_cb_ptr, dma_addr)) {
912 dev->stats.tx_bytes +=
913 dma_unmap_len(tx_cb_ptr, dma_len);
914 dma_unmap_page(&dev->dev,
915 dma_unmap_addr(tx_cb_ptr, dma_addr),
916 dma_unmap_len(tx_cb_ptr, dma_len),
917 DMA_TO_DEVICE);
918 dma_unmap_addr_set(tx_cb_ptr, dma_addr, 0);
919 }
920 dev->stats.tx_packets++;
921 ring->free_bds += 1;
922
923 last_c_index++;
924 last_c_index &= (num_tx_bds - 1);
925 }
926
927 if (ring->free_bds > (MAX_SKB_FRAGS + 1))
928 ring->int_disable(priv, ring);
929
b2cde2cc
FF		 930 if (netif_tx_queue_stopped(txq))
931 netif_tx_wake_queue(txq);
1c1008c7
FF		 932
933 ring->c_index = c_index;
934}
935
936static void bcmgenet_tx_reclaim(struct net_device *dev,
937 struct bcmgenet_tx_ring *ring)
938{
939 unsigned long flags;
940
941 spin_lock_irqsave(&ring->lock, flags);
942 __bcmgenet_tx_reclaim(dev, ring);
943 spin_unlock_irqrestore(&ring->lock, flags);
944}
945
946static void bcmgenet_tx_reclaim_all(struct net_device *dev)
947{
948 struct bcmgenet_priv *priv = netdev_priv(dev);
949 int i;
950
951 if (netif_is_multiqueue(dev)) {
952 for (i = 0; i < priv->hw_params->tx_queues; i++)
953 bcmgenet_tx_reclaim(dev, &priv->tx_rings[i]);
954 }
955
956 bcmgenet_tx_reclaim(dev, &priv->tx_rings[DESC_INDEX]);
957}
958
959/* Transmits a single SKB (either head of a fragment or a single SKB)
960 * caller must hold priv->lock
961 */
962static int bcmgenet_xmit_single(struct net_device *dev,
963 struct sk_buff *skb,
964 u16 dma_desc_flags,
965 struct bcmgenet_tx_ring *ring)
966{
967 struct bcmgenet_priv *priv = netdev_priv(dev);
968 struct device *kdev = &priv->pdev->dev;
969 struct enet_cb *tx_cb_ptr;
970 unsigned int skb_len;
971 dma_addr_t mapping;
972 u32 length_status;
973 int ret;
974
975 tx_cb_ptr = bcmgenet_get_txcb(priv, ring);
976
977 if (unlikely(!tx_cb_ptr))
978 BUG();
979
980 tx_cb_ptr->skb = skb;
981
982 skb_len = skb_headlen(skb) < ETH_ZLEN ? ETH_ZLEN : skb_headlen(skb);
983
984 mapping = dma_map_single(kdev, skb->data, skb_len, DMA_TO_DEVICE);
985 ret = dma_mapping_error(kdev, mapping);
986 if (ret) {
987 netif_err(priv, tx_err, dev, "Tx DMA map failed\n");
988 dev_kfree_skb(skb);
989 return ret;
990 }
991
992 dma_unmap_addr_set(tx_cb_ptr, dma_addr, mapping);
993 dma_unmap_len_set(tx_cb_ptr, dma_len, skb->len);
994 length_status = (skb_len << DMA_BUFLENGTH_SHIFT) | dma_desc_flags |
995 (priv->hw_params->qtag_mask << DMA_TX_QTAG_SHIFT) |
996 DMA_TX_APPEND_CRC;
997
998 if (skb->ip_summed == CHECKSUM_PARTIAL)
999 length_status |= DMA_TX_DO_CSUM;
1000
1001 dmadesc_set(priv, tx_cb_ptr->bd_addr, mapping, length_status);
1002
1003 /* Decrement total BD count and advance our write pointer */
1004 ring->free_bds -= 1;
1005 ring->prod_index += 1;
1006 ring->prod_index &= DMA_P_INDEX_MASK;
1007
1008 return 0;
1009}
1010
1011/* Transmit a SKB fragement */
1012static int bcmgenet_xmit_frag(struct net_device *dev,
1013 skb_frag_t *frag,
1014 u16 dma_desc_flags,
1015 struct bcmgenet_tx_ring *ring)
1016{
1017 struct bcmgenet_priv *priv = netdev_priv(dev);
1018 struct device *kdev = &priv->pdev->dev;
1019 struct enet_cb *tx_cb_ptr;
1020 dma_addr_t mapping;
1021 int ret;
1022
1023 tx_cb_ptr = bcmgenet_get_txcb(priv, ring);
1024
1025 if (unlikely(!tx_cb_ptr))
1026 BUG();
1027 tx_cb_ptr->skb = NULL;
1028
1029 mapping = skb_frag_dma_map(kdev, frag, 0,
1030 skb_frag_size(frag), DMA_TO_DEVICE);
1031 ret = dma_mapping_error(kdev, mapping);
1032 if (ret) {
1033 netif_err(priv, tx_err, dev, "%s: Tx DMA map failed\n",
1034 __func__);
1035 return ret;
1036 }
1037
1038 dma_unmap_addr_set(tx_cb_ptr, dma_addr, mapping);
1039 dma_unmap_len_set(tx_cb_ptr, dma_len, frag->size);
1040
1041 dmadesc_set(priv, tx_cb_ptr->bd_addr, mapping,
1042 (frag->size << DMA_BUFLENGTH_SHIFT) | dma_desc_flags |
1043 (priv->hw_params->qtag_mask << DMA_TX_QTAG_SHIFT));
1044
1045
1046 ring->free_bds -= 1;
1047 ring->prod_index += 1;
1048 ring->prod_index &= DMA_P_INDEX_MASK;
1049
1050 return 0;
1051}
1052
1053/* Reallocate the SKB to put enough headroom in front of it and insert
1054 * the transmit checksum offsets in the descriptors
1055 */
1056static int bcmgenet_put_tx_csum(struct net_device *dev, struct sk_buff *skb)
1057{
1058 struct status_64 *status = NULL;
1059 struct sk_buff *new_skb;
1060 u16 offset;
1061 u8 ip_proto;
1062 u16 ip_ver;
1063 u32 tx_csum_info;
1064
1065 if (unlikely(skb_headroom(skb) < sizeof(*status))) {
1066 /* If 64 byte status block enabled, must make sure skb has
1067 * enough headroom for us to insert 64B status block.
1068 */
1069 new_skb = skb_realloc_headroom(skb, sizeof(*status));
1070 dev_kfree_skb(skb);
1071 if (!new_skb) {
1072 dev->stats.tx_errors++;
1073 dev->stats.tx_dropped++;
1074 return -ENOMEM;
1075 }
1076 skb = new_skb;
1077 }
1078
1079 skb_push(skb, sizeof(*status));
1080 status = (struct status_64 *)skb->data;
1081
1082 if (skb->ip_summed == CHECKSUM_PARTIAL) {
1083 ip_ver = htons(skb->protocol);
1084 switch (ip_ver) {
1085 case ETH_P_IP:
1086 ip_proto = ip_hdr(skb)->protocol;
1087 break;
1088 case ETH_P_IPV6:
1089 ip_proto = ipv6_hdr(skb)->nexthdr;
1090 break;
1091 default:
1092 return 0;
1093 }
1094
1095 offset = skb_checksum_start_offset(skb) - sizeof(*status);
1096 tx_csum_info = (offset << STATUS_TX_CSUM_START_SHIFT) |
1097 (offset + skb->csum_offset);
1098
1099 /* Set the length valid bit for TCP and UDP and just set
1100 * the special UDP flag for IPv4, else just set to 0.
1101 */
1102 if (ip_proto == IPPROTO_TCP || ip_proto == IPPROTO_UDP) {
1103 tx_csum_info |= STATUS_TX_CSUM_LV;
1104 if (ip_proto == IPPROTO_UDP && ip_ver == ETH_P_IP)
1105 tx_csum_info |= STATUS_TX_CSUM_PROTO_UDP;
1106 } else
1107 tx_csum_info = 0;
1108
1109 status->tx_csum_info = tx_csum_info;
1110 }
1111
1112 return 0;
1113}
1114
1115static netdev_tx_t bcmgenet_xmit(struct sk_buff *skb, struct net_device *dev)
1116{
1117 struct bcmgenet_priv *priv = netdev_priv(dev);
1118 struct bcmgenet_tx_ring *ring = NULL;
b2cde2cc 1119 struct netdev_queue *txq;
1c1008c7
FF		 1120 unsigned long flags = 0;
1121 int nr_frags, index;
1122 u16 dma_desc_flags;
1123 int ret;
1124 int i;
1125
1126 index = skb_get_queue_mapping(skb);
1127 /* Mapping strategy:
1128 * queue_mapping = 0, unclassified, packet xmited through ring16
1129 * queue_mapping = 1, goes to ring 0. (highest priority queue
1130 * queue_mapping = 2, goes to ring 1.
1131 * queue_mapping = 3, goes to ring 2.
1132 * queue_mapping = 4, goes to ring 3.
1133 */
1134 if (index == 0)
1135 index = DESC_INDEX;
1136 else
1137 index -= 1;
1138
1c1008c7
FF		 1139 nr_frags = skb_shinfo(skb)->nr_frags;
1140 ring = &priv->tx_rings[index];
b2cde2cc 1141 txq = netdev_get_tx_queue(dev, ring->queue);
1c1008c7
FF		 1142
1143 spin_lock_irqsave(&ring->lock, flags);
1144 if (ring->free_bds <= nr_frags + 1) {
b2cde2cc 1145 netif_tx_stop_queue(txq);
1c1008c7
FF		 1146 netdev_err(dev, "%s: tx ring %d full when queue %d awake\n",
1147 __func__, index, ring->queue);
1148 ret = NETDEV_TX_BUSY;
1149 goto out;
1150 }
1151
1c1008c7
FF		 1152 /* set the SKB transmit checksum */
1153 if (priv->desc_64b_en) {
1154 ret = bcmgenet_put_tx_csum(dev, skb);
1155 if (ret) {
1156 ret = NETDEV_TX_OK;
1157 goto out;
1158 }
1159 }
1160
1161 dma_desc_flags = DMA_SOP;
1162 if (nr_frags == 0)
1163 dma_desc_flags |= DMA_EOP;
1164
1165 /* Transmit single SKB or head of fragment list */
1166 ret = bcmgenet_xmit_single(dev, skb, dma_desc_flags, ring);
1167 if (ret) {
1168 ret = NETDEV_TX_OK;
1169 goto out;
1170 }
1171
1172 /* xmit fragment */
1173 for (i = 0; i < nr_frags; i++) {
1174 ret = bcmgenet_xmit_frag(dev,
1175 &skb_shinfo(skb)->frags[i],
1176 (i == nr_frags - 1) ? DMA_EOP : 0, ring);
1177 if (ret) {
1178 ret = NETDEV_TX_OK;
1179 goto out;
1180 }
1181 }
1182
d03825fb
FF		 1183 skb_tx_timestamp(skb);
1184
1c1008c7
FF		 1185 /* we kept a software copy of how much we should advance the TDMA
1186 * producer index, now write it down to the hardware
1187 */
1188 bcmgenet_tdma_ring_writel(priv, ring->index,
1189 ring->prod_index, TDMA_PROD_INDEX);
1190
1191 if (ring->free_bds <= (MAX_SKB_FRAGS + 1)) {
b2cde2cc 1192 netif_tx_stop_queue(txq);
1c1008c7
FF		 1193 ring->int_enable(priv, ring);
1194 }
1195
1196out:
1197 spin_unlock_irqrestore(&ring->lock, flags);
1198
1199 return ret;
1200}
1201
1202
1203static int bcmgenet_rx_refill(struct bcmgenet_priv *priv,
1204 struct enet_cb *cb)
1205{
1206 struct device *kdev = &priv->pdev->dev;
1207 struct sk_buff *skb;
1208 dma_addr_t mapping;
1209 int ret;
1210
1211 skb = netdev_alloc_skb(priv->dev,
1212 priv->rx_buf_len + SKB_ALIGNMENT);
1213 if (!skb)
1214 return -ENOMEM;
1215
1216 /* a caller did not release this control block */
1217 WARN_ON(cb->skb != NULL);
1218 cb->skb = skb;
1219 mapping = dma_map_single(kdev, skb->data,
1220 priv->rx_buf_len, DMA_FROM_DEVICE);
1221 ret = dma_mapping_error(kdev, mapping);
1222 if (ret) {
1223 bcmgenet_free_cb(cb);
1224 netif_err(priv, rx_err, priv->dev,
1225 "%s DMA map failed\n", __func__);
1226 return ret;
1227 }
1228
1229 dma_unmap_addr_set(cb, dma_addr, mapping);
1230 /* assign packet, prepare descriptor, and advance pointer */
1231
1232 dmadesc_set_addr(priv, priv->rx_bd_assign_ptr, mapping);
1233
1234 /* turn on the newly assigned BD for DMA to use */
1235 priv->rx_bd_assign_index++;
1236 priv->rx_bd_assign_index &= (priv->num_rx_bds - 1);
1237
1238 priv->rx_bd_assign_ptr = priv->rx_bds +
1239 (priv->rx_bd_assign_index * DMA_DESC_SIZE);
1240
1241 return 0;
1242}
1243
1244/* bcmgenet_desc_rx - descriptor based rx process.
1245 * this could be called from bottom half, or from NAPI polling method.
1246 */
1247static unsigned int bcmgenet_desc_rx(struct bcmgenet_priv *priv,
1248 unsigned int budget)
1249{
1250 struct net_device *dev = priv->dev;
1251 struct enet_cb *cb;
1252 struct sk_buff *skb;
1253 u32 dma_length_status;
1254 unsigned long dma_flag;
1255 int len, err;
1256 unsigned int rxpktprocessed = 0, rxpkttoprocess;
1257 unsigned int p_index;
1258 unsigned int chksum_ok = 0;
1259
1260 p_index = bcmgenet_rdma_ring_readl(priv,
1261 DESC_INDEX, RDMA_PROD_INDEX);
1262 p_index &= DMA_P_INDEX_MASK;
1263
1264 if (p_index < priv->rx_c_index)
1265 rxpkttoprocess = (DMA_C_INDEX_MASK + 1) -
1266 priv->rx_c_index + p_index;
1267 else
1268 rxpkttoprocess = p_index - priv->rx_c_index;
1269
1270 netif_dbg(priv, rx_status, dev,
1271 "RDMA: rxpkttoprocess=%d\n", rxpkttoprocess);
1272
1273 while ((rxpktprocessed < rxpkttoprocess) &&
1274 (rxpktprocessed < budget)) {
1275
1276 /* Unmap the packet contents such that we can use the
1277 * RSV from the 64 bytes descriptor when enabled and save
1278 * a 32-bits register read
1279 */
1280 cb = &priv->rx_cbs[priv->rx_read_ptr];
1281 skb = cb->skb;
1282 dma_unmap_single(&dev->dev, dma_unmap_addr(cb, dma_addr),
1283 priv->rx_buf_len, DMA_FROM_DEVICE);
1284
1285 if (!priv->desc_64b_en) {
1286 dma_length_status = dmadesc_get_length_status(priv,
1287 priv->rx_bds +
1288 (priv->rx_read_ptr *
1289 DMA_DESC_SIZE));
1290 } else {
1291 struct status_64 *status;
1292 status = (struct status_64 *)skb->data;
1293 dma_length_status = status->length_status;
1294 }
1295
1296 /* DMA flags and length are still valid no matter how
1297 * we got the Receive Status Vector (64B RSB or register)
1298 */
1299 dma_flag = dma_length_status & 0xffff;
1300 len = dma_length_status >> DMA_BUFLENGTH_SHIFT;
1301
1302 netif_dbg(priv, rx_status, dev,
1303 "%s: p_ind=%d c_ind=%d read_ptr=%d len_stat=0x%08x\n",
1304 __func__, p_index, priv->rx_c_index, priv->rx_read_ptr,
1305 dma_length_status);
1306
1307 rxpktprocessed++;
1308
1309 priv->rx_read_ptr++;
1310 priv->rx_read_ptr &= (priv->num_rx_bds - 1);
1311
1312 /* out of memory, just drop packets at the hardware level */
1313 if (unlikely(!skb)) {
1314 dev->stats.rx_dropped++;
1315 dev->stats.rx_errors++;
1316 goto refill;
1317 }
1318
1319 if (unlikely(!(dma_flag & DMA_EOP) || !(dma_flag & DMA_SOP))) {
1320 netif_err(priv, rx_status, dev,
1321 "Droping fragmented packet!\n");
1322 dev->stats.rx_dropped++;
1323 dev->stats.rx_errors++;
1324 dev_kfree_skb_any(cb->skb);
1325 cb->skb = NULL;
1326 goto refill;
1327 }
1328 /* report errors */
1329 if (unlikely(dma_flag & (DMA_RX_CRC_ERROR |
1330 DMA_RX_OV |
1331 DMA_RX_NO |
1332 DMA_RX_LG |
1333 DMA_RX_RXER))) {
1334 netif_err(priv, rx_status, dev, "dma_flag=0x%x\n",
1335 (unsigned int)dma_flag);
1336 if (dma_flag & DMA_RX_CRC_ERROR)
1337 dev->stats.rx_crc_errors++;
1338 if (dma_flag & DMA_RX_OV)
1339 dev->stats.rx_over_errors++;
1340 if (dma_flag & DMA_RX_NO)
1341 dev->stats.rx_frame_errors++;
1342 if (dma_flag & DMA_RX_LG)
1343 dev->stats.rx_length_errors++;
1344 dev->stats.rx_dropped++;
1345 dev->stats.rx_errors++;
1346
1347 /* discard the packet and advance consumer index.*/
1348 dev_kfree_skb_any(cb->skb);
1349 cb->skb = NULL;
1350 goto refill;
1351 } /* error packet */
1352
1353 chksum_ok = (dma_flag & priv->dma_rx_chk_bit) &&
1354 priv->desc_rxchk_en;
1355
1356 skb_put(skb, len);
1357 if (priv->desc_64b_en) {
1358 skb_pull(skb, 64);
1359 len -= 64;
1360 }
1361
1362 if (likely(chksum_ok))
1363 skb->ip_summed = CHECKSUM_UNNECESSARY;
1364
1365 /* remove hardware 2bytes added for IP alignment */
1366 skb_pull(skb, 2);
1367 len -= 2;
1368
1369 if (priv->crc_fwd_en) {
1370 skb_trim(skb, len - ETH_FCS_LEN);
1371 len -= ETH_FCS_LEN;
1372 }
1373
1374 /*Finish setting up the received SKB and send it to the kernel*/
1375 skb->protocol = eth_type_trans(skb, priv->dev);
1376 dev->stats.rx_packets++;
1377 dev->stats.rx_bytes += len;
1378 if (dma_flag & DMA_RX_MULT)
1379 dev->stats.multicast++;
1380
1381 /* Notify kernel */
1382 napi_gro_receive(&priv->napi, skb);
1383 cb->skb = NULL;
1384 netif_dbg(priv, rx_status, dev, "pushed up to kernel\n");
1385
1386 /* refill RX path on the current control block */
1387refill:
1388 err = bcmgenet_rx_refill(priv, cb);
1389 if (err)
1390 netif_err(priv, rx_err, dev, "Rx refill failed\n");
1391 }
1392
1393 return rxpktprocessed;
1394}
1395
1396/* Assign skb to RX DMA descriptor. */
1397static int bcmgenet_alloc_rx_buffers(struct bcmgenet_priv *priv)
1398{
1399 struct enet_cb *cb;
1400 int ret = 0;
1401 int i;
1402
1403 netif_dbg(priv, hw, priv->dev, "%s:\n", __func__);
1404
1405 /* loop here for each buffer needing assign */
1406 for (i = 0; i < priv->num_rx_bds; i++) {
1407 cb = &priv->rx_cbs[priv->rx_bd_assign_index];
1408 if (cb->skb)
1409 continue;
1410
1c1008c7
FF		 1411 ret = bcmgenet_rx_refill(priv, cb);
1412 if (ret)
1413 break;
1414
1415 }
1416
1417 return ret;
1418}
1419
1420static void bcmgenet_free_rx_buffers(struct bcmgenet_priv *priv)
1421{
1422 struct enet_cb *cb;
1423 int i;
1424
1425 for (i = 0; i < priv->num_rx_bds; i++) {
1426 cb = &priv->rx_cbs[i];
1427
1428 if (dma_unmap_addr(cb, dma_addr)) {
1429 dma_unmap_single(&priv->dev->dev,
1430 dma_unmap_addr(cb, dma_addr),
1431 priv->rx_buf_len, DMA_FROM_DEVICE);
1432 dma_unmap_addr_set(cb, dma_addr, 0);
1433 }
1434
1435 if (cb->skb)
1436 bcmgenet_free_cb(cb);
1437 }
1438}
1439
1440static int reset_umac(struct bcmgenet_priv *priv)
1441{
1442 struct device *kdev = &priv->pdev->dev;
1443 unsigned int timeout = 0;
1444 u32 reg;
1445
1446 /* 7358a0/7552a0: bad default in RBUF_FLUSH_CTRL.umac_sw_rst */
1447 bcmgenet_rbuf_ctrl_set(priv, 0);
1448 udelay(10);
1449
1450 /* disable MAC while updating its registers */
1451 bcmgenet_umac_writel(priv, 0, UMAC_CMD);
1452
1453 /* issue soft reset, wait for it to complete */
1454 bcmgenet_umac_writel(priv, CMD_SW_RESET, UMAC_CMD);
1455 while (timeout++ < 1000) {
1456 reg = bcmgenet_umac_readl(priv, UMAC_CMD);
1457 if (!(reg & CMD_SW_RESET))
1458 return 0;
1459
1460 udelay(1);
1461 }
1462
1463 if (timeout == 1000) {
1464 dev_err(kdev,
1465 "timeout waiting for MAC to come out of resetn\n");
1466 return -ETIMEDOUT;
1467 }
1468
1469 return 0;
1470}
1471
1472static int init_umac(struct bcmgenet_priv *priv)
1473{
1474 struct device *kdev = &priv->pdev->dev;
1475 int ret;
1476 u32 reg, cpu_mask_clear;
1477
1478 dev_dbg(&priv->pdev->dev, "bcmgenet: init_umac\n");
1479
1480 ret = reset_umac(priv);
1481 if (ret)
1482 return ret;
1483
1484 bcmgenet_umac_writel(priv, 0, UMAC_CMD);
1485 /* clear tx/rx counter */
1486 bcmgenet_umac_writel(priv,
1487 MIB_RESET_RX | MIB_RESET_TX | MIB_RESET_RUNT, UMAC_MIB_CTRL);
1488 bcmgenet_umac_writel(priv, 0, UMAC_MIB_CTRL);
1489
1490 bcmgenet_umac_writel(priv, ENET_MAX_MTU_SIZE, UMAC_MAX_FRAME_LEN);
1491
1492 /* init rx registers, enable ip header optimization */
1493 reg = bcmgenet_rbuf_readl(priv, RBUF_CTRL);
1494 reg |= RBUF_ALIGN_2B;
1495 bcmgenet_rbuf_writel(priv, reg, RBUF_CTRL);
1496
1497 if (!GENET_IS_V1(priv) && !GENET_IS_V2(priv))
1498 bcmgenet_rbuf_writel(priv, 1, RBUF_TBUF_SIZE_CTRL);
1499
1500 /* Mask all interrupts.*/
1501 bcmgenet_intrl2_0_writel(priv, 0xFFFFFFFF, INTRL2_CPU_MASK_SET);
1502 bcmgenet_intrl2_0_writel(priv, 0xFFFFFFFF, INTRL2_CPU_CLEAR);
1503 bcmgenet_intrl2_0_writel(priv, 0, INTRL2_CPU_MASK_CLEAR);
1504
1505 cpu_mask_clear = UMAC_IRQ_RXDMA_BDONE;
1506
1507 dev_dbg(kdev, "%s:Enabling RXDMA_BDONE interrupt\n", __func__);
1508
1509 /* Monitor cable plug/unpluged event for internal PHY */
1510 if (phy_is_internal(priv->phydev))
1511 cpu_mask_clear |= (UMAC_IRQ_LINK_DOWN | UMAC_IRQ_LINK_UP);
1512 else if (priv->ext_phy)
1513 cpu_mask_clear |= (UMAC_IRQ_LINK_DOWN | UMAC_IRQ_LINK_UP);
1514 else if (priv->phy_interface == PHY_INTERFACE_MODE_MOCA) {
1515 reg = bcmgenet_bp_mc_get(priv);
1516 reg |= BIT(priv->hw_params->bp_in_en_shift);
1517
1518 /* bp_mask: back pressure mask */
1519 if (netif_is_multiqueue(priv->dev))
1520 reg |= priv->hw_params->bp_in_mask;
1521 else
1522 reg &= ~priv->hw_params->bp_in_mask;
1523 bcmgenet_bp_mc_set(priv, reg);
1524 }
1525
1526 /* Enable MDIO interrupts on GENET v3+ */
1527 if (priv->hw_params->flags & GENET_HAS_MDIO_INTR)
1528 cpu_mask_clear |= UMAC_IRQ_MDIO_DONE | UMAC_IRQ_MDIO_ERROR;
1529
1530 bcmgenet_intrl2_0_writel(priv, cpu_mask_clear,
1531 INTRL2_CPU_MASK_CLEAR);
1532
1533 /* Enable rx/tx engine.*/
1534 dev_dbg(kdev, "done init umac\n");
1535
1536 return 0;
1537}
1538
1539/* Initialize all house-keeping variables for a TX ring, along
1540 * with corresponding hardware registers
1541 */
1542static void bcmgenet_init_tx_ring(struct bcmgenet_priv *priv,
1543 unsigned int index, unsigned int size,
1544 unsigned int write_ptr, unsigned int end_ptr)
1545{
1546 struct bcmgenet_tx_ring *ring = &priv->tx_rings[index];
1547 u32 words_per_bd = WORDS_PER_BD(priv);
1548 u32 flow_period_val = 0;
1549 unsigned int first_bd;
1550
1551 spin_lock_init(&ring->lock);
1552 ring->index = index;
1553 if (index == DESC_INDEX) {
1554 ring->queue = 0;
1555 ring->int_enable = bcmgenet_tx_ring16_int_enable;
1556 ring->int_disable = bcmgenet_tx_ring16_int_disable;
1557 } else {
1558 ring->queue = index + 1;
1559 ring->int_enable = bcmgenet_tx_ring_int_enable;
1560 ring->int_disable = bcmgenet_tx_ring_int_disable;
1561 }
1562 ring->cbs = priv->tx_cbs + write_ptr;
1563 ring->size = size;
1564 ring->c_index = 0;
1565 ring->free_bds = size;
1566 ring->write_ptr = write_ptr;
1567 ring->cb_ptr = write_ptr;
1568 ring->end_ptr = end_ptr - 1;
1569 ring->prod_index = 0;
1570
1571 /* Set flow period for ring != 16 */
1572 if (index != DESC_INDEX)
1573 flow_period_val = ENET_MAX_MTU_SIZE << 16;
1574
1575 bcmgenet_tdma_ring_writel(priv, index, 0, TDMA_PROD_INDEX);
1576 bcmgenet_tdma_ring_writel(priv, index, 0, TDMA_CONS_INDEX);
1577 bcmgenet_tdma_ring_writel(priv, index, 1, DMA_MBUF_DONE_THRESH);
1578 /* Disable rate control for now */
1579 bcmgenet_tdma_ring_writel(priv, index, flow_period_val,
1580 TDMA_FLOW_PERIOD);
1581 /* Unclassified traffic goes to ring 16 */
1582 bcmgenet_tdma_ring_writel(priv, index,
1583 ((size << DMA_RING_SIZE_SHIFT) | RX_BUF_LENGTH),
1584 DMA_RING_BUF_SIZE);
1585
1586 first_bd = write_ptr;
1587
1588 /* Set start and end address, read and write pointers */
1589 bcmgenet_tdma_ring_writel(priv, index, first_bd * words_per_bd,
1590 DMA_START_ADDR);
1591 bcmgenet_tdma_ring_writel(priv, index, first_bd * words_per_bd,
1592 TDMA_READ_PTR);
1593 bcmgenet_tdma_ring_writel(priv, index, first_bd,
1594 TDMA_WRITE_PTR);
1595 bcmgenet_tdma_ring_writel(priv, index, end_ptr * words_per_bd - 1,
1596 DMA_END_ADDR);
1597}
1598
1599/* Initialize a RDMA ring */
1600static int bcmgenet_init_rx_ring(struct bcmgenet_priv *priv,
1601 unsigned int index, unsigned int size)
1602{
1603 u32 words_per_bd = WORDS_PER_BD(priv);
1604 int ret;
1605
1606 priv->num_rx_bds = TOTAL_DESC;
1607 priv->rx_bds = priv->base + priv->hw_params->rdma_offset;
1608 priv->rx_bd_assign_ptr = priv->rx_bds;
1609 priv->rx_bd_assign_index = 0;
1610 priv->rx_c_index = 0;
1611 priv->rx_read_ptr = 0;
1612 priv->rx_cbs = kzalloc(priv->num_rx_bds * sizeof(struct enet_cb),
1613 GFP_KERNEL);
1614 if (!priv->rx_cbs)
1615 return -ENOMEM;
1616
1617 ret = bcmgenet_alloc_rx_buffers(priv);
1618 if (ret) {
1619 kfree(priv->rx_cbs);
1620 return ret;
1621 }
1622
1623 bcmgenet_rdma_ring_writel(priv, index, 0, RDMA_WRITE_PTR);
1624 bcmgenet_rdma_ring_writel(priv, index, 0, RDMA_PROD_INDEX);
1625 bcmgenet_rdma_ring_writel(priv, index, 0, RDMA_CONS_INDEX);
1626 bcmgenet_rdma_ring_writel(priv, index,
1627 ((size << DMA_RING_SIZE_SHIFT) | RX_BUF_LENGTH),
1628 DMA_RING_BUF_SIZE);
1629 bcmgenet_rdma_ring_writel(priv, index, 0, DMA_START_ADDR);
1630 bcmgenet_rdma_ring_writel(priv, index,
1631 words_per_bd * size - 1, DMA_END_ADDR);
1632 bcmgenet_rdma_ring_writel(priv, index,
1633 (DMA_FC_THRESH_LO << DMA_XOFF_THRESHOLD_SHIFT) |
1634 DMA_FC_THRESH_HI, RDMA_XON_XOFF_THRESH);
1635 bcmgenet_rdma_ring_writel(priv, index, 0, RDMA_READ_PTR);
1636
1637 return ret;
1638}
1639
1640/* init multi xmit queues, only available for GENET2+
1641 * the queue is partitioned as follows:
1642 *
1643 * queue 0 - 3 is priority based, each one has 32 descriptors,
1644 * with queue 0 being the highest priority queue.
1645 *
1646 * queue 16 is the default tx queue with GENET_DEFAULT_BD_CNT
1647 * descriptors: 256 - (number of tx queues * bds per queues) = 128
1648 * descriptors.
1649 *
1650 * The transmit control block pool is then partitioned as following:
1651 * - tx_cbs[0...127] are for queue 16
1652 * - tx_ring_cbs[0] points to tx_cbs[128..159]
1653 * - tx_ring_cbs[1] points to tx_cbs[160..191]
1654 * - tx_ring_cbs[2] points to tx_cbs[192..223]
1655 * - tx_ring_cbs[3] points to tx_cbs[224..255]
1656 */
1657static void bcmgenet_init_multiq(struct net_device *dev)
1658{
1659 struct bcmgenet_priv *priv = netdev_priv(dev);
1660 unsigned int i, dma_enable;
1661 u32 reg, dma_ctrl, ring_cfg = 0, dma_priority = 0;
1662
1663 if (!netif_is_multiqueue(dev)) {
1664 netdev_warn(dev, "called with non multi queue aware HW\n");
1665 return;
1666 }
1667
1668 dma_ctrl = bcmgenet_tdma_readl(priv, DMA_CTRL);
1669 dma_enable = dma_ctrl & DMA_EN;
1670 dma_ctrl &= ~DMA_EN;
1671 bcmgenet_tdma_writel(priv, dma_ctrl, DMA_CTRL);
1672
1673 /* Enable strict priority arbiter mode */
1674 bcmgenet_tdma_writel(priv, DMA_ARBITER_SP, DMA_ARB_CTRL);
1675
1676 for (i = 0; i < priv->hw_params->tx_queues; i++) {
1677 /* first 64 tx_cbs are reserved for default tx queue
1678 * (ring 16)
1679 */
1680 bcmgenet_init_tx_ring(priv, i, priv->hw_params->bds_cnt,
1681 i * priv->hw_params->bds_cnt,
1682 (i + 1) * priv->hw_params->bds_cnt);
1683
1684 /* Configure ring as decriptor ring and setup priority */
1685 ring_cfg |= 1 << i;
1686 dma_priority |= ((GENET_Q0_PRIORITY + i) <<
1687 (GENET_MAX_MQ_CNT + 1) * i);
1688 dma_ctrl |= 1 << (i + DMA_RING_BUF_EN_SHIFT);
1689 }
1690
1691 /* Enable rings */
1692 reg = bcmgenet_tdma_readl(priv, DMA_RING_CFG);
1693 reg |= ring_cfg;
1694 bcmgenet_tdma_writel(priv, reg, DMA_RING_CFG);
1695
1696 /* Use configured rings priority and set ring #16 priority */
1697 reg = bcmgenet_tdma_readl(priv, DMA_RING_PRIORITY);
1698 reg |= ((GENET_Q0_PRIORITY + priv->hw_params->tx_queues) << 20);
1699 reg |= dma_priority;
1700 bcmgenet_tdma_writel(priv, reg, DMA_PRIORITY);
1701
1702 /* Configure ring as descriptor ring and re-enable DMA if enabled */
1703 reg = bcmgenet_tdma_readl(priv, DMA_CTRL);
1704 reg |= dma_ctrl;
1705 if (dma_enable)
1706 reg |= DMA_EN;
1707 bcmgenet_tdma_writel(priv, reg, DMA_CTRL);
1708}
1709
1710static void bcmgenet_fini_dma(struct bcmgenet_priv *priv)
1711{
1712 int i;
1713
1714 /* disable DMA */
1715 bcmgenet_rdma_writel(priv, 0, DMA_CTRL);
1716 bcmgenet_tdma_writel(priv, 0, DMA_CTRL);
1717
1718 for (i = 0; i < priv->num_tx_bds; i++) {
1719 if (priv->tx_cbs[i].skb != NULL) {
1720 dev_kfree_skb(priv->tx_cbs[i].skb);
1721 priv->tx_cbs[i].skb = NULL;
1722 }
1723 }
1724
1725 bcmgenet_free_rx_buffers(priv);
1726 kfree(priv->rx_cbs);
1727 kfree(priv->tx_cbs);
1728}
1729
1730/* init_edma: Initialize DMA control register */
1731static int bcmgenet_init_dma(struct bcmgenet_priv *priv)
1732{
1733 int ret;
1734
1735 netif_dbg(priv, hw, priv->dev, "bcmgenet: init_edma\n");
1736
1737 /* by default, enable ring 16 (descriptor based) */
1738 ret = bcmgenet_init_rx_ring(priv, DESC_INDEX, TOTAL_DESC);
1739 if (ret) {
1740 netdev_err(priv->dev, "failed to initialize RX ring\n");
1741 return ret;
1742 }
1743
1744 /* init rDma */
1745 bcmgenet_rdma_writel(priv, DMA_MAX_BURST_LENGTH, DMA_SCB_BURST_SIZE);
1746
1747 /* Init tDma */
1748 bcmgenet_tdma_writel(priv, DMA_MAX_BURST_LENGTH, DMA_SCB_BURST_SIZE);
1749
1750 /* Initialize commont TX ring structures */
1751 priv->tx_bds = priv->base + priv->hw_params->tdma_offset;
1752 priv->num_tx_bds = TOTAL_DESC;
1753 priv->tx_cbs = kzalloc(priv->num_tx_bds * sizeof(struct enet_cb),
1754 GFP_KERNEL);
1755 if (!priv->tx_cbs) {
1756 bcmgenet_fini_dma(priv);
1757 return -ENOMEM;
1758 }
1759
1760 /* initialize multi xmit queue */
1761 bcmgenet_init_multiq(priv->dev);
1762
1763 /* initialize special ring 16 */
1764 bcmgenet_init_tx_ring(priv, DESC_INDEX, GENET_DEFAULT_BD_CNT,
1765 priv->hw_params->tx_queues * priv->hw_params->bds_cnt,
1766 TOTAL_DESC);
1767
1768 return 0;
1769}
1770
1771/* NAPI polling method*/
1772static int bcmgenet_poll(struct napi_struct *napi, int budget)
1773{
1774 struct bcmgenet_priv *priv = container_of(napi,
1775 struct bcmgenet_priv, napi);
1776 unsigned int work_done;
1777
1778 /* tx reclaim */
1779 bcmgenet_tx_reclaim(priv->dev, &priv->tx_rings[DESC_INDEX]);
1780
1781 work_done = bcmgenet_desc_rx(priv, budget);
1782
1783 /* Advancing our consumer index*/
1784 priv->rx_c_index += work_done;
1785 priv->rx_c_index &= DMA_C_INDEX_MASK;
1786 bcmgenet_rdma_ring_writel(priv, DESC_INDEX,
1787 priv->rx_c_index, RDMA_CONS_INDEX);
1788 if (work_done < budget) {
1789 napi_complete(napi);
1790 bcmgenet_intrl2_0_writel(priv,
1791 UMAC_IRQ_RXDMA_BDONE, INTRL2_CPU_MASK_CLEAR);
1792 }
1793
1794 return work_done;
1795}
1796
1797/* Interrupt bottom half */
1798static void bcmgenet_irq_task(struct work_struct *work)
1799{
1800 struct bcmgenet_priv *priv = container_of(
1801 work, struct bcmgenet_priv, bcmgenet_irq_work);
1802
1803 netif_dbg(priv, intr, priv->dev, "%s\n", __func__);
1804
1805 /* Link UP/DOWN event */
1806 if ((priv->hw_params->flags & GENET_HAS_MDIO_INTR) &&
1807 (priv->irq0_stat & (UMAC_IRQ_LINK_UP|UMAC_IRQ_LINK_DOWN))) {
80d8e96d
FF		 1808 phy_mac_interrupt(priv->phydev,
1809 priv->irq0_stat & UMAC_IRQ_LINK_UP);
1c1008c7
FF		 1810 priv->irq0_stat &= ~(UMAC_IRQ_LINK_UP|UMAC_IRQ_LINK_DOWN);
1811 }
1812}
1813
1814/* bcmgenet_isr1: interrupt handler for ring buffer. */
1815static irqreturn_t bcmgenet_isr1(int irq, void *dev_id)
1816{
1817 struct bcmgenet_priv *priv = dev_id;
1818 unsigned int index;
1819
1820 /* Save irq status for bottom-half processing. */
1821 priv->irq1_stat =
1822 bcmgenet_intrl2_1_readl(priv, INTRL2_CPU_STAT) &
1823 ~priv->int1_mask;
1824 /* clear inerrupts*/
1825 bcmgenet_intrl2_1_writel(priv, priv->irq1_stat, INTRL2_CPU_CLEAR);
1826
1827 netif_dbg(priv, intr, priv->dev,
1828 "%s: IRQ=0x%x\n", __func__, priv->irq1_stat);
1829 /* Check the MBDONE interrupts.
1830 * packet is done, reclaim descriptors
1831 */
1832 if (priv->irq1_stat & 0x0000ffff) {
1833 index = 0;
1834 for (index = 0; index < 16; index++) {
1835 if (priv->irq1_stat & (1 << index))
1836 bcmgenet_tx_reclaim(priv->dev,
1837 &priv->tx_rings[index]);
1838 }
1839 }
1840 return IRQ_HANDLED;
1841}
1842
1843/* bcmgenet_isr0: Handle various interrupts. */
1844static irqreturn_t bcmgenet_isr0(int irq, void *dev_id)
1845{
1846 struct bcmgenet_priv *priv = dev_id;
1847
1848 /* Save irq status for bottom-half processing. */
1849 priv->irq0_stat =
1850 bcmgenet_intrl2_0_readl(priv, INTRL2_CPU_STAT) &
1851 ~bcmgenet_intrl2_0_readl(priv, INTRL2_CPU_MASK_STATUS);
1852 /* clear inerrupts*/
1853 bcmgenet_intrl2_0_writel(priv, priv->irq0_stat, INTRL2_CPU_CLEAR);
1854
1855 netif_dbg(priv, intr, priv->dev,
1856 "IRQ=0x%x\n", priv->irq0_stat);
1857
1858 if (priv->irq0_stat & (UMAC_IRQ_RXDMA_BDONE | UMAC_IRQ_RXDMA_PDONE)) {
1859 /* We use NAPI(software interrupt throttling, if
1860 * Rx Descriptor throttling is not used.
1861 * Disable interrupt, will be enabled in the poll method.
1862 */
1863 if (likely(napi_schedule_prep(&priv->napi))) {
1864 bcmgenet_intrl2_0_writel(priv,
1865 UMAC_IRQ_RXDMA_BDONE, INTRL2_CPU_MASK_SET);
1866 __napi_schedule(&priv->napi);
1867 }
1868 }
1869 if (priv->irq0_stat &
1870 (UMAC_IRQ_TXDMA_BDONE | UMAC_IRQ_TXDMA_PDONE)) {
1871 /* Tx reclaim */
1872 bcmgenet_tx_reclaim(priv->dev, &priv->tx_rings[DESC_INDEX]);
1873 }
1874 if (priv->irq0_stat & (UMAC_IRQ_PHY_DET_R |
1875 UMAC_IRQ_PHY_DET_F |
1876 UMAC_IRQ_LINK_UP |
1877 UMAC_IRQ_LINK_DOWN |
1878 UMAC_IRQ_HFB_SM |
1879 UMAC_IRQ_HFB_MM |
1880 UMAC_IRQ_MPD_R)) {
1881 /* all other interested interrupts handled in bottom half */
1882 schedule_work(&priv->bcmgenet_irq_work);
1883 }
1884
1885 if ((priv->hw_params->flags & GENET_HAS_MDIO_INTR) &&
1886 priv->irq0_stat & (UMAC_IRQ_MDIO_DONE | UMAC_IRQ_MDIO_ERROR)) {
1887 priv->irq0_stat &= ~(UMAC_IRQ_MDIO_DONE | UMAC_IRQ_MDIO_ERROR);
1888 wake_up(&priv->wq);
1889 }
1890
1891 return IRQ_HANDLED;
1892}
1893
1894static void bcmgenet_umac_reset(struct bcmgenet_priv *priv)
1895{
1896 u32 reg;
1897
1898 reg = bcmgenet_rbuf_ctrl_get(priv);
1899 reg |= BIT(1);
1900 bcmgenet_rbuf_ctrl_set(priv, reg);
1901 udelay(10);
1902
1903 reg &= ~BIT(1);
1904 bcmgenet_rbuf_ctrl_set(priv, reg);
1905 udelay(10);
1906}
1907
1908static void bcmgenet_set_hw_addr(struct bcmgenet_priv *priv,
1909 unsigned char *addr)
1910{
1911 bcmgenet_umac_writel(priv, (addr[0] << 24) | (addr[1] << 16) |
1912 (addr[2] << 8) | addr[3], UMAC_MAC0);
1913 bcmgenet_umac_writel(priv, (addr[4] << 8) | addr[5], UMAC_MAC1);
1914}
1915
1916static int bcmgenet_wol_resume(struct bcmgenet_priv *priv)
1917{
1918 int ret;
1919
1920 /* From WOL-enabled suspend, switch to regular clock */
1921 clk_disable(priv->clk_wol);
1922 /* init umac registers to synchronize s/w with h/w */
1923 ret = init_umac(priv);
1924 if (ret)
1925 return ret;
1926
80d8e96d 1927 phy_init_hw(priv->phydev);
1c1008c7
FF		 1928 /* Speed settings must be restored */
1929 bcmgenet_mii_config(priv->dev);
1930
1931 return 0;
1932}
1933
1934/* Returns a reusable dma control register value */
1935static u32 bcmgenet_dma_disable(struct bcmgenet_priv *priv)
1936{
1937 u32 reg;
1938 u32 dma_ctrl;
1939
1940 /* disable DMA */
1941 dma_ctrl = 1 << (DESC_INDEX + DMA_RING_BUF_EN_SHIFT) | DMA_EN;
1942 reg = bcmgenet_tdma_readl(priv, DMA_CTRL);
1943 reg &= ~dma_ctrl;
1944 bcmgenet_tdma_writel(priv, reg, DMA_CTRL);
1945
1946 reg = bcmgenet_rdma_readl(priv, DMA_CTRL);
1947 reg &= ~dma_ctrl;
1948 bcmgenet_rdma_writel(priv, reg, DMA_CTRL);
1949
1950 bcmgenet_umac_writel(priv, 1, UMAC_TX_FLUSH);
1951 udelay(10);
1952 bcmgenet_umac_writel(priv, 0, UMAC_TX_FLUSH);
1953
1954 return dma_ctrl;
1955}
1956
1957static void bcmgenet_enable_dma(struct bcmgenet_priv *priv, u32 dma_ctrl)
1958{
1959 u32 reg;
1960
1961 reg = bcmgenet_rdma_readl(priv, DMA_CTRL);
1962 reg |= dma_ctrl;
1963 bcmgenet_rdma_writel(priv, reg, DMA_CTRL);
1964
1965 reg = bcmgenet_tdma_readl(priv, DMA_CTRL);
1966 reg |= dma_ctrl;
1967 bcmgenet_tdma_writel(priv, reg, DMA_CTRL);
1968}
1969
1970static int bcmgenet_open(struct net_device *dev)
1971{
1972 struct bcmgenet_priv *priv = netdev_priv(dev);
1973 unsigned long dma_ctrl;
1974 u32 reg;
1975 int ret;
1976
1977 netif_dbg(priv, ifup, dev, "bcmgenet_open\n");
1978
1979 /* Turn on the clock */
1980 if (!IS_ERR(priv->clk))
1981 clk_prepare_enable(priv->clk);
1982
1983 /* take MAC out of reset */
1984 bcmgenet_umac_reset(priv);
1985
1986 ret = init_umac(priv);
1987 if (ret)
1988 goto err_clk_disable;
1989
1990 /* disable ethernet MAC while updating its registers */
1991 reg = bcmgenet_umac_readl(priv, UMAC_CMD);
1992 reg &= ~(CMD_TX_EN | CMD_RX_EN);
1993 bcmgenet_umac_writel(priv, reg, UMAC_CMD);
1994
1995 bcmgenet_set_hw_addr(priv, dev->dev_addr);
1996
1997 if (priv->wol_enabled) {
1998 ret = bcmgenet_wol_resume(priv);
1999 if (ret)
2000 return ret;
2001 }
2002
2003 if (phy_is_internal(priv->phydev)) {
2004 reg = bcmgenet_ext_readl(priv, EXT_EXT_PWR_MGMT);
2005 reg |= EXT_ENERGY_DET_MASK;
2006 bcmgenet_ext_writel(priv, reg, EXT_EXT_PWR_MGMT);
2007 }
2008
2009 /* Disable RX/TX DMA and flush TX queues */
2010 dma_ctrl = bcmgenet_dma_disable(priv);
2011
2012 /* Reinitialize TDMA and RDMA and SW housekeeping */
2013 ret = bcmgenet_init_dma(priv);
2014 if (ret) {
2015 netdev_err(dev, "failed to initialize DMA\n");
2016 goto err_fini_dma;
2017 }
2018
2019 /* Always enable ring 16 - descriptor ring */
2020 bcmgenet_enable_dma(priv, dma_ctrl);
2021
2022 ret = request_irq(priv->irq0, bcmgenet_isr0, IRQF_SHARED,
2023 dev->name, priv);
2024 if (ret < 0) {
2025 netdev_err(dev, "can't request IRQ %d\n", priv->irq0);
2026 goto err_fini_dma;
2027 }
2028
2029 ret = request_irq(priv->irq1, bcmgenet_isr1, IRQF_SHARED,
2030 dev->name, priv);
2031 if (ret < 0) {
2032 netdev_err(dev, "can't request IRQ %d\n", priv->irq1);
2033 goto err_irq0;
2034 }
2035
2036 /* Start the network engine */
2037 napi_enable(&priv->napi);
2038
2039 reg = bcmgenet_umac_readl(priv, UMAC_CMD);
2040 reg |= (CMD_TX_EN | CMD_RX_EN);
2041 bcmgenet_umac_writel(priv, reg, UMAC_CMD);
2042
2043 /* Make sure we reflect the value of CRC_CMD_FWD */
2044 priv->crc_fwd_en = !!(reg & CMD_CRC_FWD);
2045
2046 device_set_wakeup_capable(&dev->dev, 1);
2047
2048 if (phy_is_internal(priv->phydev))
2049 bcmgenet_power_up(priv, GENET_POWER_PASSIVE);
2050
2051 netif_tx_start_all_queues(dev);
2052
80d8e96d 2053 phy_start(priv->phydev);
1c1008c7
FF		 2054
2055 return 0;
2056
2057err_irq0:
2058 free_irq(priv->irq0, dev);
2059err_fini_dma:
2060 bcmgenet_fini_dma(priv);
2061err_clk_disable:
2062 if (!IS_ERR(priv->clk))
2063 clk_disable_unprepare(priv->clk);
2064 return ret;
2065}
2066
2067static int bcmgenet_dma_teardown(struct bcmgenet_priv *priv)
2068{
2069 int ret = 0;
2070 int timeout = 0;
2071 u32 reg;
2072
2073 /* Disable TDMA to stop add more frames in TX DMA */
2074 reg = bcmgenet_tdma_readl(priv, DMA_CTRL);
2075 reg &= ~DMA_EN;
2076 bcmgenet_tdma_writel(priv, reg, DMA_CTRL);
2077
2078 /* Check TDMA status register to confirm TDMA is disabled */
2079 while (timeout++ < DMA_TIMEOUT_VAL) {
2080 reg = bcmgenet_tdma_readl(priv, DMA_STATUS);
2081 if (reg & DMA_DISABLED)
2082 break;
2083
2084 udelay(1);
2085 }
2086
2087 if (timeout == DMA_TIMEOUT_VAL) {
2088 netdev_warn(priv->dev,
2089 "Timed out while disabling TX DMA\n");
2090 ret = -ETIMEDOUT;
2091 }
2092
2093 /* Wait 10ms for packet drain in both tx and rx dma */
2094 usleep_range(10000, 20000);
2095
2096 /* Disable RDMA */
2097 reg = bcmgenet_rdma_readl(priv, DMA_CTRL);
2098 reg &= ~DMA_EN;
2099 bcmgenet_rdma_writel(priv, reg, DMA_CTRL);
2100
2101 timeout = 0;
2102 /* Check RDMA status register to confirm RDMA is disabled */
2103 while (timeout++ < DMA_TIMEOUT_VAL) {
2104 reg = bcmgenet_rdma_readl(priv, DMA_STATUS);
2105 if (reg & DMA_DISABLED)
2106 break;
2107
2108 udelay(1);
2109 }
2110
2111 if (timeout == DMA_TIMEOUT_VAL) {
2112 netdev_warn(priv->dev,
2113 "Timed out while disabling RX DMA\n");
2114 ret = -ETIMEDOUT;
2115 }
2116
2117 return ret;
2118}
2119
2120static int bcmgenet_close(struct net_device *dev)
2121{
2122 struct bcmgenet_priv *priv = netdev_priv(dev);
2123 int ret;
2124 u32 reg;
2125
2126 netif_dbg(priv, ifdown, dev, "bcmgenet_close\n");
2127
80d8e96d 2128 phy_stop(priv->phydev);
1c1008c7
FF		 2129
2130 /* Disable MAC receive */
2131 reg = bcmgenet_umac_readl(priv, UMAC_CMD);
2132 reg &= ~CMD_RX_EN;
2133 bcmgenet_umac_writel(priv, reg, UMAC_CMD);
2134
2135 netif_tx_stop_all_queues(dev);
2136
2137 ret = bcmgenet_dma_teardown(priv);
2138 if (ret)
2139 return ret;
2140
2141 /* Disable MAC transmit. TX DMA disabled have to done before this */
2142 reg = bcmgenet_umac_readl(priv, UMAC_CMD);
2143 reg &= ~CMD_TX_EN;
2144 bcmgenet_umac_writel(priv, reg, UMAC_CMD);
2145
2146 napi_disable(&priv->napi);
2147
2148 /* tx reclaim */
2149 bcmgenet_tx_reclaim_all(dev);
2150 bcmgenet_fini_dma(priv);
2151
2152 free_irq(priv->irq0, priv);
2153 free_irq(priv->irq1, priv);
2154
2155 /* Wait for pending work items to complete - we are stopping
2156 * the clock now. Since interrupts are disabled, no new work
2157 * will be scheduled.
2158 */
2159 cancel_work_sync(&priv->bcmgenet_irq_work);
2160
2161 if (phy_is_internal(priv->phydev))
2162 bcmgenet_power_down(priv, GENET_POWER_PASSIVE);
2163
2164 if (priv->wol_enabled)
2165 clk_enable(priv->clk_wol);
2166
2167 if (!IS_ERR(priv->clk))
2168 clk_disable_unprepare(priv->clk);
2169
2170 return 0;
2171}
2172
2173static void bcmgenet_timeout(struct net_device *dev)
2174{
2175 struct bcmgenet_priv *priv = netdev_priv(dev);
2176
2177 netif_dbg(priv, tx_err, dev, "bcmgenet_timeout\n");
2178
2179 dev->trans_start = jiffies;
2180
2181 dev->stats.tx_errors++;
2182
2183 netif_tx_wake_all_queues(dev);
2184}
2185
2186#define MAX_MC_COUNT 16
2187
2188static inline void bcmgenet_set_mdf_addr(struct bcmgenet_priv *priv,
2189 unsigned char *addr,
2190 int *i,
2191 int *mc)
2192{
2193 u32 reg;
2194
2195 bcmgenet_umac_writel(priv,
2196 addr[0] << 8 | addr[1], UMAC_MDF_ADDR + (*i * 4));
2197 bcmgenet_umac_writel(priv,
2198 addr[2] << 24 | addr[3] << 16 |
2199 addr[4] << 8 | addr[5],
2200 UMAC_MDF_ADDR + ((*i + 1) * 4));
2201 reg = bcmgenet_umac_readl(priv, UMAC_MDF_CTRL);
2202 reg |= (1 << (MAX_MC_COUNT - *mc));
2203 bcmgenet_umac_writel(priv, reg, UMAC_MDF_CTRL);
2204 *i += 2;
2205 (*mc)++;
2206}
2207
2208static void bcmgenet_set_rx_mode(struct net_device *dev)
2209{
2210 struct bcmgenet_priv *priv = netdev_priv(dev);
2211 struct netdev_hw_addr *ha;
2212 int i, mc;
2213 u32 reg;
2214
2215 netif_dbg(priv, hw, dev, "%s: %08X\n", __func__, dev->flags);
2216
2217 /* Promiscous mode */
2218 reg = bcmgenet_umac_readl(priv, UMAC_CMD);
2219 if (dev->flags & IFF_PROMISC) {
2220 reg |= CMD_PROMISC;
2221 bcmgenet_umac_writel(priv, reg, UMAC_CMD);
2222 bcmgenet_umac_writel(priv, 0, UMAC_MDF_CTRL);
2223 return;
2224 } else {
2225 reg &= ~CMD_PROMISC;
2226 bcmgenet_umac_writel(priv, reg, UMAC_CMD);
2227 }
2228
2229 /* UniMac doesn't support ALLMULTI */
2230 if (dev->flags & IFF_ALLMULTI) {
2231 netdev_warn(dev, "ALLMULTI is not supported\n");
2232 return;
2233 }
2234
2235 /* update MDF filter */
2236 i = 0;
2237 mc = 0;
2238 /* Broadcast */
2239 bcmgenet_set_mdf_addr(priv, dev->broadcast, &i, &mc);
2240 /* my own address.*/
2241 bcmgenet_set_mdf_addr(priv, dev->dev_addr, &i, &mc);
2242 /* Unicast list*/
2243 if (netdev_uc_count(dev) > (MAX_MC_COUNT - mc))
2244 return;
2245
2246 if (!netdev_uc_empty(dev))
2247 netdev_for_each_uc_addr(ha, dev)
2248 bcmgenet_set_mdf_addr(priv, ha->addr, &i, &mc);
2249 /* Multicast */
2250 if (netdev_mc_empty(dev) || netdev_mc_count(dev) >= (MAX_MC_COUNT - mc))
2251 return;
2252
2253 netdev_for_each_mc_addr(ha, dev)
2254 bcmgenet_set_mdf_addr(priv, ha->addr, &i, &mc);
2255}
2256
2257/* Set the hardware MAC address. */
2258static int bcmgenet_set_mac_addr(struct net_device *dev, void *p)
2259{
2260 struct sockaddr *addr = p;
2261
2262 /* Setting the MAC address at the hardware level is not possible
2263 * without disabling the UniMAC RX/TX enable bits.
2264 */
2265 if (netif_running(dev))
2266 return -EBUSY;
2267
2268 ether_addr_copy(dev->dev_addr, addr->sa_data);
2269
2270 return 0;
2271}
2272
1c1008c7
FF		 2273static const struct net_device_ops bcmgenet_netdev_ops = {
2274 .ndo_open = bcmgenet_open,
2275 .ndo_stop = bcmgenet_close,
2276 .ndo_start_xmit = bcmgenet_xmit,
1c1008c7
FF		 2277 .ndo_tx_timeout = bcmgenet_timeout,
2278 .ndo_set_rx_mode = bcmgenet_set_rx_mode,
2279 .ndo_set_mac_address = bcmgenet_set_mac_addr,
2280 .ndo_do_ioctl = bcmgenet_ioctl,
2281 .ndo_set_features = bcmgenet_set_features,
2282};
2283
2284/* Array of GENET hardware parameters/characteristics */
2285static struct bcmgenet_hw_params bcmgenet_hw_params[] = {
2286 [GENET_V1] = {
2287 .tx_queues = 0,
2288 .rx_queues = 0,
2289 .bds_cnt = 0,
2290 .bp_in_en_shift = 16,
2291 .bp_in_mask = 0xffff,
2292 .hfb_filter_cnt = 16,
2293 .qtag_mask = 0x1F,
2294 .hfb_offset = 0x1000,
2295 .rdma_offset = 0x2000,
2296 .tdma_offset = 0x3000,
2297 .words_per_bd = 2,
2298 },
2299 [GENET_V2] = {
2300 .tx_queues = 4,
2301 .rx_queues = 4,
2302 .bds_cnt = 32,
2303 .bp_in_en_shift = 16,
2304 .bp_in_mask = 0xffff,
2305 .hfb_filter_cnt = 16,
2306 .qtag_mask = 0x1F,
2307 .tbuf_offset = 0x0600,
2308 .hfb_offset = 0x1000,
2309 .hfb_reg_offset = 0x2000,
2310 .rdma_offset = 0x3000,
2311 .tdma_offset = 0x4000,
2312 .words_per_bd = 2,
2313 .flags = GENET_HAS_EXT,
2314 },
2315 [GENET_V3] = {
2316 .tx_queues = 4,
2317 .rx_queues = 4,
2318 .bds_cnt = 32,
2319 .bp_in_en_shift = 17,
2320 .bp_in_mask = 0x1ffff,
2321 .hfb_filter_cnt = 48,
2322 .qtag_mask = 0x3F,
2323 .tbuf_offset = 0x0600,
2324 .hfb_offset = 0x8000,
2325 .hfb_reg_offset = 0xfc00,
2326 .rdma_offset = 0x10000,
2327 .tdma_offset = 0x11000,
2328 .words_per_bd = 2,
2329 .flags = GENET_HAS_EXT | GENET_HAS_MDIO_INTR,
2330 },
2331 [GENET_V4] = {
2332 .tx_queues = 4,
2333 .rx_queues = 4,
2334 .bds_cnt = 32,
2335 .bp_in_en_shift = 17,
2336 .bp_in_mask = 0x1ffff,
2337 .hfb_filter_cnt = 48,
2338 .qtag_mask = 0x3F,
2339 .tbuf_offset = 0x0600,
2340 .hfb_offset = 0x8000,
2341 .hfb_reg_offset = 0xfc00,
2342 .rdma_offset = 0x2000,
2343 .tdma_offset = 0x4000,
2344 .words_per_bd = 3,
2345 .flags = GENET_HAS_40BITS | GENET_HAS_EXT | GENET_HAS_MDIO_INTR,
2346 },
2347};
2348
2349/* Infer hardware parameters from the detected GENET version */
2350static void bcmgenet_set_hw_params(struct bcmgenet_priv *priv)
2351{
2352 struct bcmgenet_hw_params *params;
2353 u32 reg;
2354 u8 major;
2355
2356 if (GENET_IS_V4(priv)) {
2357 bcmgenet_dma_regs = bcmgenet_dma_regs_v3plus;
2358 genet_dma_ring_regs = genet_dma_ring_regs_v4;
2359 priv->dma_rx_chk_bit = DMA_RX_CHK_V3PLUS;
2360 priv->version = GENET_V4;
2361 } else if (GENET_IS_V3(priv)) {
2362 bcmgenet_dma_regs = bcmgenet_dma_regs_v3plus;
2363 genet_dma_ring_regs = genet_dma_ring_regs_v123;
2364 priv->dma_rx_chk_bit = DMA_RX_CHK_V3PLUS;
2365 priv->version = GENET_V3;
2366 } else if (GENET_IS_V2(priv)) {
2367 bcmgenet_dma_regs = bcmgenet_dma_regs_v2;
2368 genet_dma_ring_regs = genet_dma_ring_regs_v123;
2369 priv->dma_rx_chk_bit = DMA_RX_CHK_V12;
2370 priv->version = GENET_V2;
2371 } else if (GENET_IS_V1(priv)) {
2372 bcmgenet_dma_regs = bcmgenet_dma_regs_v1;
2373 genet_dma_ring_regs = genet_dma_ring_regs_v123;
2374 priv->dma_rx_chk_bit = DMA_RX_CHK_V12;
2375 priv->version = GENET_V1;
2376 }
2377
2378 /* enum genet_version starts at 1 */
2379 priv->hw_params = &bcmgenet_hw_params[priv->version];
2380 params = priv->hw_params;
2381
2382 /* Read GENET HW version */
2383 reg = bcmgenet_sys_readl(priv, SYS_REV_CTRL);
2384 major = (reg >> 24 & 0x0f);
2385 if (major == 5)
2386 major = 4;
2387 else if (major == 0)
2388 major = 1;
2389 if (major != priv->version) {
2390 dev_err(&priv->pdev->dev,
2391 "GENET version mismatch, got: %d, configured for: %d\n",
2392 major, priv->version);
2393 }
2394
2395 /* Print the GENET core version */
2396 dev_info(&priv->pdev->dev, "GENET " GENET_VER_FMT,
2397 major, (reg >> 16) & 0x0f, reg & 0xffff);
2398
2399#ifdef CONFIG_PHYS_ADDR_T_64BIT
2400 if (!(params->flags & GENET_HAS_40BITS))
2401 pr_warn("GENET does not support 40-bits PA\n");
2402#endif
2403
2404 pr_debug("Configuration for version: %d\n"
2405 "TXq: %1d, RXq: %1d, BDs: %1d\n"
2406 "BP << en: %2d, BP msk: 0x%05x\n"
2407 "HFB count: %2d, QTAQ msk: 0x%05x\n"
2408 "TBUF: 0x%04x, HFB: 0x%04x, HFBreg: 0x%04x\n"
2409 "RDMA: 0x%05x, TDMA: 0x%05x\n"
2410 "Words/BD: %d\n",
2411 priv->version,
2412 params->tx_queues, params->rx_queues, params->bds_cnt,
2413 params->bp_in_en_shift, params->bp_in_mask,
2414 params->hfb_filter_cnt, params->qtag_mask,
2415 params->tbuf_offset, params->hfb_offset,
2416 params->hfb_reg_offset,
2417 params->rdma_offset, params->tdma_offset,
2418 params->words_per_bd);
2419}
2420
2421static const struct of_device_id bcmgenet_match[] = {
2422 { .compatible = "brcm,genet-v1", .data = (void *)GENET_V1 },
2423 { .compatible = "brcm,genet-v2", .data = (void *)GENET_V2 },
2424 { .compatible = "brcm,genet-v3", .data = (void *)GENET_V3 },
2425 { .compatible = "brcm,genet-v4", .data = (void *)GENET_V4 },
2426 { },
2427};
2428
2429static int bcmgenet_probe(struct platform_device *pdev)
2430{
2431 struct device_node *dn = pdev->dev.of_node;
2432 const struct of_device_id *of_id;
2433 struct bcmgenet_priv *priv;
2434 struct net_device *dev;
2435 const void *macaddr;
2436 struct resource *r;
2437 int err = -EIO;
2438
2439 /* Up to GENET_MAX_MQ_CNT + 1 TX queues and a single RX queue */
2440 dev = alloc_etherdev_mqs(sizeof(*priv), GENET_MAX_MQ_CNT + 1, 1);
2441 if (!dev) {
2442 dev_err(&pdev->dev, "can't allocate net device\n");
2443 return -ENOMEM;
2444 }
2445
2446 of_id = of_match_node(bcmgenet_match, dn);
2447 if (!of_id)
2448 return -EINVAL;
2449
2450 priv = netdev_priv(dev);
2451 priv->irq0 = platform_get_irq(pdev, 0);
2452 priv->irq1 = platform_get_irq(pdev, 1);
2453 if (!priv->irq0 || !priv->irq1) {
2454 dev_err(&pdev->dev, "can't find IRQs\n");
2455 err = -EINVAL;
2456 goto err;
2457 }
2458
2459 macaddr = of_get_mac_address(dn);
2460 if (!macaddr) {
2461 dev_err(&pdev->dev, "can't find MAC address\n");
2462 err = -EINVAL;
2463 goto err;
2464 }
2465
2466 r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
5343a10d
FE		 2467 priv->base = devm_ioremap_resource(&pdev->dev, r);
2468 if (IS_ERR(priv->base)) {
2469 err = PTR_ERR(priv->base);
1c1008c7
FF		 2470 goto err;
2471 }
2472
2473 SET_NETDEV_DEV(dev, &pdev->dev);
2474 dev_set_drvdata(&pdev->dev, dev);
2475 ether_addr_copy(dev->dev_addr, macaddr);
2476 dev->watchdog_timeo = 2 * HZ;
7ad24ea4 2477 dev->ethtool_ops = &bcmgenet_ethtool_ops;
1c1008c7
FF		 2478 dev->netdev_ops = &bcmgenet_netdev_ops;
2479 netif_napi_add(dev, &priv->napi, bcmgenet_poll, 64);
2480
2481 priv->msg_enable = netif_msg_init(-1, GENET_MSG_DEFAULT);
2482
2483 /* Set hardware features */
2484 dev->hw_features |= NETIF_F_SG | NETIF_F_IP_CSUM |
2485 NETIF_F_IPV6_CSUM | NETIF_F_RXCSUM;
2486
2487 /* Set the needed headroom to account for any possible
2488 * features enabling/disabling at runtime
2489 */
2490 dev->needed_headroom += 64;
2491
2492 netdev_boot_setup_check(dev);
2493
2494 priv->dev = dev;
2495 priv->pdev = pdev;
2496 priv->version = (enum bcmgenet_version)of_id->data;
2497
2498 bcmgenet_set_hw_params(priv);
2499
1c1008c7
FF		 2500 /* Mii wait queue */
2501 init_waitqueue_head(&priv->wq);
2502 /* Always use RX_BUF_LENGTH (2KB) buffer for all chips */
2503 priv->rx_buf_len = RX_BUF_LENGTH;
2504 INIT_WORK(&priv->bcmgenet_irq_work, bcmgenet_irq_task);
2505
2506 priv->clk = devm_clk_get(&priv->pdev->dev, "enet");
2507 if (IS_ERR(priv->clk))
2508 dev_warn(&priv->pdev->dev, "failed to get enet clock\n");
2509
2510 priv->clk_wol = devm_clk_get(&priv->pdev->dev, "enet-wol");
2511 if (IS_ERR(priv->clk_wol))
2512 dev_warn(&priv->pdev->dev, "failed to get enet-wol clock\n");
2513
2514 if (!IS_ERR(priv->clk))
2515 clk_prepare_enable(priv->clk);
2516
2517 err = reset_umac(priv);
2518 if (err)
2519 goto err_clk_disable;
2520
2521 err = bcmgenet_mii_init(dev);
2522 if (err)
2523 goto err_clk_disable;
2524
2525 /* setup number of real queues + 1 (GENET_V1 has 0 hardware queues
2526 * just the ring 16 descriptor based TX
2527 */
2528 netif_set_real_num_tx_queues(priv->dev, priv->hw_params->tx_queues + 1);
2529 netif_set_real_num_rx_queues(priv->dev, priv->hw_params->rx_queues + 1);
2530
219575eb
FF		 2531 /* libphy will determine the link state */
2532 netif_carrier_off(dev);
2533
1c1008c7
FF		 2534 /* Turn off the main clock, WOL clock is handled separately */
2535 if (!IS_ERR(priv->clk))
2536 clk_disable_unprepare(priv->clk);
2537
0f50ce96
FF		 2538 err = register_netdev(dev);
2539 if (err)
2540 goto err;
2541
1c1008c7
FF		 2542 return err;
2543
2544err_clk_disable:
2545 if (!IS_ERR(priv->clk))
2546 clk_disable_unprepare(priv->clk);
2547err:
2548 free_netdev(dev);
2549 return err;
2550}
2551
2552static int bcmgenet_remove(struct platform_device *pdev)
2553{
2554 struct bcmgenet_priv *priv = dev_to_priv(&pdev->dev);
2555
2556 dev_set_drvdata(&pdev->dev, NULL);
2557 unregister_netdev(priv->dev);
2558 bcmgenet_mii_exit(priv->dev);
2559 free_netdev(priv->dev);
2560
2561 return 0;
2562}
2563
2564
2565static struct platform_driver bcmgenet_driver = {
2566 .probe = bcmgenet_probe,
2567 .remove = bcmgenet_remove,
2568 .driver = {
2569 .name = "bcmgenet",
2570 .owner = THIS_MODULE,
2571 .of_match_table = bcmgenet_match,
2572 },
2573};
2574module_platform_driver(bcmgenet_driver);
2575
2576MODULE_AUTHOR("Broadcom Corporation");
2577MODULE_DESCRIPTION("Broadcom GENET Ethernet controller driver");
2578MODULE_ALIAS("platform:bcmgenet");
2579MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.177606 seconds and 5 git commands to generate.