projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
i40e: reinit buffer size each time
[deliverable/linux.git] / drivers / net / ethernet / intel / i40e / i40e_main.c
CommitLineData
41c445ff
JB		 1/*******************************************************************************
2 *
3 * Intel Ethernet Controller XL710 Family Linux Driver
4 * Copyright(c) 2013 Intel Corporation.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
15 * You should have received a copy of the GNU General Public License along with
16 * this program; if not, write to the Free Software Foundation, Inc.,
17 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18 *
19 * The full GNU General Public License is included in this distribution in
20 * the file called "COPYING".
21 *
22 * Contact Information:
23 * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25 *
26 ******************************************************************************/
27
28/* Local includes */
29#include "i40e.h"
a1c9a9d9
JK		 30#ifdef CONFIG_I40E_VXLAN
31#include <net/vxlan.h>
32#endif
41c445ff
JB		 33
34const char i40e_driver_name[] = "i40e";
35static const char i40e_driver_string[] =
36 "Intel(R) Ethernet Connection XL710 Network Driver";
37
38#define DRV_KERN "-k"
39
40#define DRV_VERSION_MAJOR 0
41#define DRV_VERSION_MINOR 3
582a74e5 42#define DRV_VERSION_BUILD 14
41c445ff
JB		 43#define DRV_VERSION __stringify(DRV_VERSION_MAJOR) "." \
44 __stringify(DRV_VERSION_MINOR) "." \
45 __stringify(DRV_VERSION_BUILD) DRV_KERN
46const char i40e_driver_version_str[] = DRV_VERSION;
47static const char i40e_copyright[] = "Copyright (c) 2013 Intel Corporation.";
48
49/* a bit of forward declarations */
50static void i40e_vsi_reinit_locked(struct i40e_vsi *vsi);
51static void i40e_handle_reset_warning(struct i40e_pf *pf);
52static int i40e_add_vsi(struct i40e_vsi *vsi);
53static int i40e_add_veb(struct i40e_veb *veb, struct i40e_vsi *vsi);
bc7d338f 54static int i40e_setup_pf_switch(struct i40e_pf *pf, bool reinit);
41c445ff
JB		 55static int i40e_setup_misc_vector(struct i40e_pf *pf);
56static void i40e_determine_queue_usage(struct i40e_pf *pf);
57static int i40e_setup_pf_filter_control(struct i40e_pf *pf);
58
59/* i40e_pci_tbl - PCI Device ID Table
60 *
61 * Last entry must be all 0s
62 *
63 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
64 * Class, Class Mask, private data (not used) }
65 */
66static DEFINE_PCI_DEVICE_TABLE(i40e_pci_tbl) = {
67 {PCI_VDEVICE(INTEL, I40E_SFP_XL710_DEVICE_ID), 0},
68 {PCI_VDEVICE(INTEL, I40E_SFP_X710_DEVICE_ID), 0},
69 {PCI_VDEVICE(INTEL, I40E_QEMU_DEVICE_ID), 0},
70 {PCI_VDEVICE(INTEL, I40E_KX_A_DEVICE_ID), 0},
71 {PCI_VDEVICE(INTEL, I40E_KX_B_DEVICE_ID), 0},
72 {PCI_VDEVICE(INTEL, I40E_KX_C_DEVICE_ID), 0},
73 {PCI_VDEVICE(INTEL, I40E_KX_D_DEVICE_ID), 0},
74 {PCI_VDEVICE(INTEL, I40E_QSFP_A_DEVICE_ID), 0},
75 {PCI_VDEVICE(INTEL, I40E_QSFP_B_DEVICE_ID), 0},
76 {PCI_VDEVICE(INTEL, I40E_QSFP_C_DEVICE_ID), 0},
77 /* required last entry */
78 {0, }
79};
80MODULE_DEVICE_TABLE(pci, i40e_pci_tbl);
81
82#define I40E_MAX_VF_COUNT 128
83static int debug = -1;
84module_param(debug, int, 0);
85MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
86
87MODULE_AUTHOR("Intel Corporation, <e1000-devel@lists.sourceforge.net>");
88MODULE_DESCRIPTION("Intel(R) Ethernet Connection XL710 Network Driver");
89MODULE_LICENSE("GPL");
90MODULE_VERSION(DRV_VERSION);
91
92/**
93 * i40e_allocate_dma_mem_d - OS specific memory alloc for shared code
94 * @hw: pointer to the HW structure
95 * @mem: ptr to mem struct to fill out
96 * @size: size of memory requested
97 * @alignment: what to align the allocation to
98 **/
99int i40e_allocate_dma_mem_d(struct i40e_hw *hw, struct i40e_dma_mem *mem,
100 u64 size, u32 alignment)
101{
102 struct i40e_pf *pf = (struct i40e_pf *)hw->back;
103
104 mem->size = ALIGN(size, alignment);
105 mem->va = dma_zalloc_coherent(&pf->pdev->dev, mem->size,
106 &mem->pa, GFP_KERNEL);
93bc73b8
JB		 107 if (!mem->va)
108 return -ENOMEM;
41c445ff 109
93bc73b8 110 return 0;
41c445ff
JB		 111}
112
113/**
114 * i40e_free_dma_mem_d - OS specific memory free for shared code
115 * @hw: pointer to the HW structure
116 * @mem: ptr to mem struct to free
117 **/
118int i40e_free_dma_mem_d(struct i40e_hw *hw, struct i40e_dma_mem *mem)
119{
120 struct i40e_pf *pf = (struct i40e_pf *)hw->back;
121
122 dma_free_coherent(&pf->pdev->dev, mem->size, mem->va, mem->pa);
123 mem->va = NULL;
124 mem->pa = 0;
125 mem->size = 0;
126
127 return 0;
128}
129
130/**
131 * i40e_allocate_virt_mem_d - OS specific memory alloc for shared code
132 * @hw: pointer to the HW structure
133 * @mem: ptr to mem struct to fill out
134 * @size: size of memory requested
135 **/
136int i40e_allocate_virt_mem_d(struct i40e_hw *hw, struct i40e_virt_mem *mem,
137 u32 size)
138{
139 mem->size = size;
140 mem->va = kzalloc(size, GFP_KERNEL);
141
93bc73b8
JB		 142 if (!mem->va)
143 return -ENOMEM;
41c445ff 144
93bc73b8 145 return 0;
41c445ff
JB		 146}
147
148/**
149 * i40e_free_virt_mem_d - OS specific memory free for shared code
150 * @hw: pointer to the HW structure
151 * @mem: ptr to mem struct to free
152 **/
153int i40e_free_virt_mem_d(struct i40e_hw *hw, struct i40e_virt_mem *mem)
154{
155 /* it's ok to kfree a NULL pointer */
156 kfree(mem->va);
157 mem->va = NULL;
158 mem->size = 0;
159
160 return 0;
161}
162
163/**
164 * i40e_get_lump - find a lump of free generic resource
165 * @pf: board private structure
166 * @pile: the pile of resource to search
167 * @needed: the number of items needed
168 * @id: an owner id to stick on the items assigned
169 *
170 * Returns the base item index of the lump, or negative for error
171 *
172 * The search_hint trick and lack of advanced fit-finding only work
173 * because we're highly likely to have all the same size lump requests.
174 * Linear search time and any fragmentation should be minimal.
175 **/
176static int i40e_get_lump(struct i40e_pf *pf, struct i40e_lump_tracking *pile,
177 u16 needed, u16 id)
178{
179 int ret = -ENOMEM;
ddf434ac 180 int i, j;
41c445ff
JB		 181
182 if (!pile || needed == 0 || id >= I40E_PILE_VALID_BIT) {
183 dev_info(&pf->pdev->dev,
184 "param err: pile=%p needed=%d id=0x%04x\n",
185 pile, needed, id);
186 return -EINVAL;
187 }
188
189 /* start the linear search with an imperfect hint */
190 i = pile->search_hint;
ddf434ac 191 while (i < pile->num_entries) {
41c445ff
JB		 192 /* skip already allocated entries */
193 if (pile->list[i] & I40E_PILE_VALID_BIT) {
194 i++;
195 continue;
196 }
197
198 /* do we have enough in this lump? */
199 for (j = 0; (j < needed) && ((i+j) < pile->num_entries); j++) {
200 if (pile->list[i+j] & I40E_PILE_VALID_BIT)
201 break;
202 }
203
204 if (j == needed) {
205 /* there was enough, so assign it to the requestor */
206 for (j = 0; j < needed; j++)
207 pile->list[i+j] = id | I40E_PILE_VALID_BIT;
208 ret = i;
209 pile->search_hint = i + j;
ddf434ac 210 break;
41c445ff
JB		 211 } else {
212 /* not enough, so skip over it and continue looking */
213 i += j;
214 }
215 }
216
217 return ret;
218}
219
220/**
221 * i40e_put_lump - return a lump of generic resource
222 * @pile: the pile of resource to search
223 * @index: the base item index
224 * @id: the owner id of the items assigned
225 *
226 * Returns the count of items in the lump
227 **/
228static int i40e_put_lump(struct i40e_lump_tracking *pile, u16 index, u16 id)
229{
230 int valid_id = (id | I40E_PILE_VALID_BIT);
231 int count = 0;
232 int i;
233
234 if (!pile || index >= pile->num_entries)
235 return -EINVAL;
236
237 for (i = index;
238 i < pile->num_entries && pile->list[i] == valid_id;
239 i++) {
240 pile->list[i] = 0;
241 count++;
242 }
243
244 if (count && index < pile->search_hint)
245 pile->search_hint = index;
246
247 return count;
248}
249
250/**
251 * i40e_service_event_schedule - Schedule the service task to wake up
252 * @pf: board private structure
253 *
254 * If not already scheduled, this puts the task into the work queue
255 **/
256static void i40e_service_event_schedule(struct i40e_pf *pf)
257{
258 if (!test_bit(__I40E_DOWN, &pf->state) &&
259 !test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state) &&
260 !test_and_set_bit(__I40E_SERVICE_SCHED, &pf->state))
261 schedule_work(&pf->service_task);
262}
263
264/**
265 * i40e_tx_timeout - Respond to a Tx Hang
266 * @netdev: network interface device structure
267 *
268 * If any port has noticed a Tx timeout, it is likely that the whole
269 * device is munged, not just the one netdev port, so go for the full
270 * reset.
271 **/
272static void i40e_tx_timeout(struct net_device *netdev)
273{
274 struct i40e_netdev_priv *np = netdev_priv(netdev);
275 struct i40e_vsi *vsi = np->vsi;
276 struct i40e_pf *pf = vsi->back;
277
278 pf->tx_timeout_count++;
279
280 if (time_after(jiffies, (pf->tx_timeout_last_recovery + HZ*20)))
281 pf->tx_timeout_recovery_level = 0;
282 pf->tx_timeout_last_recovery = jiffies;
283 netdev_info(netdev, "tx_timeout recovery level %d\n",
284 pf->tx_timeout_recovery_level);
285
286 switch (pf->tx_timeout_recovery_level) {
287 case 0:
288 /* disable and re-enable queues for the VSI */
289 if (in_interrupt()) {
290 set_bit(__I40E_REINIT_REQUESTED, &pf->state);
291 set_bit(__I40E_REINIT_REQUESTED, &vsi->state);
292 } else {
293 i40e_vsi_reinit_locked(vsi);
294 }
295 break;
296 case 1:
297 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
298 break;
299 case 2:
300 set_bit(__I40E_CORE_RESET_REQUESTED, &pf->state);
301 break;
302 case 3:
303 set_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state);
304 break;
305 default:
306 netdev_err(netdev, "tx_timeout recovery unsuccessful\n");
307 i40e_down(vsi);
308 break;
309 }
310 i40e_service_event_schedule(pf);
311 pf->tx_timeout_recovery_level++;
312}
313
314/**
315 * i40e_release_rx_desc - Store the new tail and head values
316 * @rx_ring: ring to bump
317 * @val: new head index
318 **/
319static inline void i40e_release_rx_desc(struct i40e_ring *rx_ring, u32 val)
320{
321 rx_ring->next_to_use = val;
322
323 /* Force memory writes to complete before letting h/w
324 * know there are new descriptors to fetch. (Only
325 * applicable for weak-ordered memory model archs,
326 * such as IA-64).
327 */
328 wmb();
329 writel(val, rx_ring->tail);
330}
331
332/**
333 * i40e_get_vsi_stats_struct - Get System Network Statistics
334 * @vsi: the VSI we care about
335 *
336 * Returns the address of the device statistics structure.
337 * The statistics are actually updated from the service task.
338 **/
339struct rtnl_link_stats64 *i40e_get_vsi_stats_struct(struct i40e_vsi *vsi)
340{
341 return &vsi->net_stats;
342}
343
344/**
345 * i40e_get_netdev_stats_struct - Get statistics for netdev interface
346 * @netdev: network interface device structure
347 *
348 * Returns the address of the device statistics structure.
349 * The statistics are actually updated from the service task.
350 **/
351static struct rtnl_link_stats64 *i40e_get_netdev_stats_struct(
352 struct net_device *netdev,
980e9b11 353 struct rtnl_link_stats64 *stats)
41c445ff
JB		 354{
355 struct i40e_netdev_priv *np = netdev_priv(netdev);
356 struct i40e_vsi *vsi = np->vsi;
980e9b11
AD		 357 struct rtnl_link_stats64 *vsi_stats = i40e_get_vsi_stats_struct(vsi);
358 int i;
359
143c9054 360
bc7d338f
ASJ		 361 if (test_bit(__I40E_DOWN, &vsi->state))
362 return stats;
363
3c325ced
JB		 364 if (!vsi->tx_rings)
365 return stats;
366
980e9b11
AD		 367 rcu_read_lock();
368 for (i = 0; i < vsi->num_queue_pairs; i++) {
369 struct i40e_ring *tx_ring, *rx_ring;
370 u64 bytes, packets;
371 unsigned int start;
372
373 tx_ring = ACCESS_ONCE(vsi->tx_rings[i]);
374 if (!tx_ring)
375 continue;
376
377 do {
378 start = u64_stats_fetch_begin_bh(&tx_ring->syncp);
379 packets = tx_ring->stats.packets;
380 bytes = tx_ring->stats.bytes;
381 } while (u64_stats_fetch_retry_bh(&tx_ring->syncp, start));
382
383 stats->tx_packets += packets;
384 stats->tx_bytes += bytes;
385 rx_ring = &tx_ring[1];
386
387 do {
388 start = u64_stats_fetch_begin_bh(&rx_ring->syncp);
389 packets = rx_ring->stats.packets;
390 bytes = rx_ring->stats.bytes;
391 } while (u64_stats_fetch_retry_bh(&rx_ring->syncp, start));
41c445ff 392
980e9b11
AD		 393 stats->rx_packets += packets;
394 stats->rx_bytes += bytes;
395 }
396 rcu_read_unlock();
397
398 /* following stats updated by ixgbe_watchdog_task() */
399 stats->multicast = vsi_stats->multicast;
400 stats->tx_errors = vsi_stats->tx_errors;
401 stats->tx_dropped = vsi_stats->tx_dropped;
402 stats->rx_errors = vsi_stats->rx_errors;
403 stats->rx_crc_errors = vsi_stats->rx_crc_errors;
404 stats->rx_length_errors = vsi_stats->rx_length_errors;
41c445ff 405
980e9b11 406 return stats;
41c445ff
JB		 407}
408
409/**
410 * i40e_vsi_reset_stats - Resets all stats of the given vsi
411 * @vsi: the VSI to have its stats reset
412 **/
413void i40e_vsi_reset_stats(struct i40e_vsi *vsi)
414{
415 struct rtnl_link_stats64 *ns;
416 int i;
417
418 if (!vsi)
419 return;
420
421 ns = i40e_get_vsi_stats_struct(vsi);
422 memset(ns, 0, sizeof(*ns));
423 memset(&vsi->net_stats_offsets, 0, sizeof(vsi->net_stats_offsets));
424 memset(&vsi->eth_stats, 0, sizeof(vsi->eth_stats));
425 memset(&vsi->eth_stats_offsets, 0, sizeof(vsi->eth_stats_offsets));
426 if (vsi->rx_rings)
427 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 428 memset(&vsi->rx_rings[i]->stats, 0 ,
429 sizeof(vsi->rx_rings[i]->stats));
430 memset(&vsi->rx_rings[i]->rx_stats, 0 ,
431 sizeof(vsi->rx_rings[i]->rx_stats));
432 memset(&vsi->tx_rings[i]->stats, 0 ,
433 sizeof(vsi->tx_rings[i]->stats));
434 memset(&vsi->tx_rings[i]->tx_stats, 0,
435 sizeof(vsi->tx_rings[i]->tx_stats));
41c445ff
JB		 436 }
437 vsi->stat_offsets_loaded = false;
438}
439
440/**
441 * i40e_pf_reset_stats - Reset all of the stats for the given pf
442 * @pf: the PF to be reset
443 **/
444void i40e_pf_reset_stats(struct i40e_pf *pf)
445{
446 memset(&pf->stats, 0, sizeof(pf->stats));
447 memset(&pf->stats_offsets, 0, sizeof(pf->stats_offsets));
448 pf->stat_offsets_loaded = false;
449}
450
451/**
452 * i40e_stat_update48 - read and update a 48 bit stat from the chip
453 * @hw: ptr to the hardware info
454 * @hireg: the high 32 bit reg to read
455 * @loreg: the low 32 bit reg to read
456 * @offset_loaded: has the initial offset been loaded yet
457 * @offset: ptr to current offset value
458 * @stat: ptr to the stat
459 *
460 * Since the device stats are not reset at PFReset, they likely will not
461 * be zeroed when the driver starts. We'll save the first values read
462 * and use them as offsets to be subtracted from the raw values in order
463 * to report stats that count from zero. In the process, we also manage
464 * the potential roll-over.
465 **/
466static void i40e_stat_update48(struct i40e_hw *hw, u32 hireg, u32 loreg,
467 bool offset_loaded, u64 *offset, u64 *stat)
468{
469 u64 new_data;
470
471 if (hw->device_id == I40E_QEMU_DEVICE_ID) {
472 new_data = rd32(hw, loreg);
473 new_data |= ((u64)(rd32(hw, hireg) & 0xFFFF)) << 32;
474 } else {
475 new_data = rd64(hw, loreg);
476 }
477 if (!offset_loaded)
478 *offset = new_data;
479 if (likely(new_data >= *offset))
480 *stat = new_data - *offset;
481 else
482 *stat = (new_data + ((u64)1 << 48)) - *offset;
483 *stat &= 0xFFFFFFFFFFFFULL;
484}
485
486/**
487 * i40e_stat_update32 - read and update a 32 bit stat from the chip
488 * @hw: ptr to the hardware info
489 * @reg: the hw reg to read
490 * @offset_loaded: has the initial offset been loaded yet
491 * @offset: ptr to current offset value
492 * @stat: ptr to the stat
493 **/
494static void i40e_stat_update32(struct i40e_hw *hw, u32 reg,
495 bool offset_loaded, u64 *offset, u64 *stat)
496{
497 u32 new_data;
498
499 new_data = rd32(hw, reg);
500 if (!offset_loaded)
501 *offset = new_data;
502 if (likely(new_data >= *offset))
503 *stat = (u32)(new_data - *offset);
504 else
505 *stat = (u32)((new_data + ((u64)1 << 32)) - *offset);
506}
507
508/**
509 * i40e_update_eth_stats - Update VSI-specific ethernet statistics counters.
510 * @vsi: the VSI to be updated
511 **/
512void i40e_update_eth_stats(struct i40e_vsi *vsi)
513{
514 int stat_idx = le16_to_cpu(vsi->info.stat_counter_idx);
515 struct i40e_pf *pf = vsi->back;
516 struct i40e_hw *hw = &pf->hw;
517 struct i40e_eth_stats *oes;
518 struct i40e_eth_stats *es; /* device's eth stats */
519
520 es = &vsi->eth_stats;
521 oes = &vsi->eth_stats_offsets;
522
523 /* Gather up the stats that the hw collects */
524 i40e_stat_update32(hw, I40E_GLV_TEPC(stat_idx),
525 vsi->stat_offsets_loaded,
526 &oes->tx_errors, &es->tx_errors);
527 i40e_stat_update32(hw, I40E_GLV_RDPC(stat_idx),
528 vsi->stat_offsets_loaded,
529 &oes->rx_discards, &es->rx_discards);
530
531 i40e_stat_update48(hw, I40E_GLV_GORCH(stat_idx),
532 I40E_GLV_GORCL(stat_idx),
533 vsi->stat_offsets_loaded,
534 &oes->rx_bytes, &es->rx_bytes);
535 i40e_stat_update48(hw, I40E_GLV_UPRCH(stat_idx),
536 I40E_GLV_UPRCL(stat_idx),
537 vsi->stat_offsets_loaded,
538 &oes->rx_unicast, &es->rx_unicast);
539 i40e_stat_update48(hw, I40E_GLV_MPRCH(stat_idx),
540 I40E_GLV_MPRCL(stat_idx),
541 vsi->stat_offsets_loaded,
542 &oes->rx_multicast, &es->rx_multicast);
543 i40e_stat_update48(hw, I40E_GLV_BPRCH(stat_idx),
544 I40E_GLV_BPRCL(stat_idx),
545 vsi->stat_offsets_loaded,
546 &oes->rx_broadcast, &es->rx_broadcast);
547
548 i40e_stat_update48(hw, I40E_GLV_GOTCH(stat_idx),
549 I40E_GLV_GOTCL(stat_idx),
550 vsi->stat_offsets_loaded,
551 &oes->tx_bytes, &es->tx_bytes);
552 i40e_stat_update48(hw, I40E_GLV_UPTCH(stat_idx),
553 I40E_GLV_UPTCL(stat_idx),
554 vsi->stat_offsets_loaded,
555 &oes->tx_unicast, &es->tx_unicast);
556 i40e_stat_update48(hw, I40E_GLV_MPTCH(stat_idx),
557 I40E_GLV_MPTCL(stat_idx),
558 vsi->stat_offsets_loaded,
559 &oes->tx_multicast, &es->tx_multicast);
560 i40e_stat_update48(hw, I40E_GLV_BPTCH(stat_idx),
561 I40E_GLV_BPTCL(stat_idx),
562 vsi->stat_offsets_loaded,
563 &oes->tx_broadcast, &es->tx_broadcast);
564 vsi->stat_offsets_loaded = true;
565}
566
567/**
568 * i40e_update_veb_stats - Update Switch component statistics
569 * @veb: the VEB being updated
570 **/
571static void i40e_update_veb_stats(struct i40e_veb *veb)
572{
573 struct i40e_pf *pf = veb->pf;
574 struct i40e_hw *hw = &pf->hw;
575 struct i40e_eth_stats *oes;
576 struct i40e_eth_stats *es; /* device's eth stats */
577 int idx = 0;
578
579 idx = veb->stats_idx;
580 es = &veb->stats;
581 oes = &veb->stats_offsets;
582
583 /* Gather up the stats that the hw collects */
584 i40e_stat_update32(hw, I40E_GLSW_TDPC(idx),
585 veb->stat_offsets_loaded,
586 &oes->tx_discards, &es->tx_discards);
7134f9ce
JB		 587 if (hw->revision_id > 0)
588 i40e_stat_update32(hw, I40E_GLSW_RUPP(idx),
589 veb->stat_offsets_loaded,
590 &oes->rx_unknown_protocol,
591 &es->rx_unknown_protocol);
41c445ff
JB		 592 i40e_stat_update48(hw, I40E_GLSW_GORCH(idx), I40E_GLSW_GORCL(idx),
593 veb->stat_offsets_loaded,
594 &oes->rx_bytes, &es->rx_bytes);
595 i40e_stat_update48(hw, I40E_GLSW_UPRCH(idx), I40E_GLSW_UPRCL(idx),
596 veb->stat_offsets_loaded,
597 &oes->rx_unicast, &es->rx_unicast);
598 i40e_stat_update48(hw, I40E_GLSW_MPRCH(idx), I40E_GLSW_MPRCL(idx),
599 veb->stat_offsets_loaded,
600 &oes->rx_multicast, &es->rx_multicast);
601 i40e_stat_update48(hw, I40E_GLSW_BPRCH(idx), I40E_GLSW_BPRCL(idx),
602 veb->stat_offsets_loaded,
603 &oes->rx_broadcast, &es->rx_broadcast);
604
605 i40e_stat_update48(hw, I40E_GLSW_GOTCH(idx), I40E_GLSW_GOTCL(idx),
606 veb->stat_offsets_loaded,
607 &oes->tx_bytes, &es->tx_bytes);
608 i40e_stat_update48(hw, I40E_GLSW_UPTCH(idx), I40E_GLSW_UPTCL(idx),
609 veb->stat_offsets_loaded,
610 &oes->tx_unicast, &es->tx_unicast);
611 i40e_stat_update48(hw, I40E_GLSW_MPTCH(idx), I40E_GLSW_MPTCL(idx),
612 veb->stat_offsets_loaded,
613 &oes->tx_multicast, &es->tx_multicast);
614 i40e_stat_update48(hw, I40E_GLSW_BPTCH(idx), I40E_GLSW_BPTCL(idx),
615 veb->stat_offsets_loaded,
616 &oes->tx_broadcast, &es->tx_broadcast);
617 veb->stat_offsets_loaded = true;
618}
619
620/**
621 * i40e_update_link_xoff_rx - Update XOFF received in link flow control mode
622 * @pf: the corresponding PF
623 *
624 * Update the Rx XOFF counter (PAUSE frames) in link flow control mode
625 **/
626static void i40e_update_link_xoff_rx(struct i40e_pf *pf)
627{
628 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
629 struct i40e_hw_port_stats *nsd = &pf->stats;
630 struct i40e_hw *hw = &pf->hw;
631 u64 xoff = 0;
632 u16 i, v;
633
634 if ((hw->fc.current_mode != I40E_FC_FULL) &&
635 (hw->fc.current_mode != I40E_FC_RX_PAUSE))
636 return;
637
638 xoff = nsd->link_xoff_rx;
639 i40e_stat_update32(hw, I40E_GLPRT_LXOFFRXC(hw->port),
640 pf->stat_offsets_loaded,
641 &osd->link_xoff_rx, &nsd->link_xoff_rx);
642
643 /* No new LFC xoff rx */
644 if (!(nsd->link_xoff_rx - xoff))
645 return;
646
647 /* Clear the __I40E_HANG_CHECK_ARMED bit for all Tx rings */
648 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
649 struct i40e_vsi *vsi = pf->vsi[v];
650
651 if (!vsi)
652 continue;
653
654 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b 655 struct i40e_ring *ring = vsi->tx_rings[i];
41c445ff
JB		 656 clear_bit(__I40E_HANG_CHECK_ARMED, &ring->state);
657 }
658 }
659}
660
661/**
662 * i40e_update_prio_xoff_rx - Update XOFF received in PFC mode
663 * @pf: the corresponding PF
664 *
665 * Update the Rx XOFF counter (PAUSE frames) in PFC mode
666 **/
667static void i40e_update_prio_xoff_rx(struct i40e_pf *pf)
668{
669 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
670 struct i40e_hw_port_stats *nsd = &pf->stats;
671 bool xoff[I40E_MAX_TRAFFIC_CLASS] = {false};
672 struct i40e_dcbx_config *dcb_cfg;
673 struct i40e_hw *hw = &pf->hw;
674 u16 i, v;
675 u8 tc;
676
677 dcb_cfg = &hw->local_dcbx_config;
678
679 /* See if DCB enabled with PFC TC */
680 if (!(pf->flags & I40E_FLAG_DCB_ENABLED) ||
681 !(dcb_cfg->pfc.pfcenable)) {
682 i40e_update_link_xoff_rx(pf);
683 return;
684 }
685
686 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
687 u64 prio_xoff = nsd->priority_xoff_rx[i];
688 i40e_stat_update32(hw, I40E_GLPRT_PXOFFRXC(hw->port, i),
689 pf->stat_offsets_loaded,
690 &osd->priority_xoff_rx[i],
691 &nsd->priority_xoff_rx[i]);
692
693 /* No new PFC xoff rx */
694 if (!(nsd->priority_xoff_rx[i] - prio_xoff))
695 continue;
696 /* Get the TC for given priority */
697 tc = dcb_cfg->etscfg.prioritytable[i];
698 xoff[tc] = true;
699 }
700
701 /* Clear the __I40E_HANG_CHECK_ARMED bit for Tx rings */
702 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
703 struct i40e_vsi *vsi = pf->vsi[v];
704
705 if (!vsi)
706 continue;
707
708 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b 709 struct i40e_ring *ring = vsi->tx_rings[i];
41c445ff
JB		 710
711 tc = ring->dcb_tc;
712 if (xoff[tc])
713 clear_bit(__I40E_HANG_CHECK_ARMED,
714 &ring->state);
715 }
716 }
717}
718
719/**
720 * i40e_update_stats - Update the board statistics counters.
721 * @vsi: the VSI to be updated
722 *
723 * There are a few instances where we store the same stat in a
724 * couple of different structs. This is partly because we have
725 * the netdev stats that need to be filled out, which is slightly
726 * different from the "eth_stats" defined by the chip and used in
727 * VF communications. We sort it all out here in a central place.
728 **/
729void i40e_update_stats(struct i40e_vsi *vsi)
730{
731 struct i40e_pf *pf = vsi->back;
732 struct i40e_hw *hw = &pf->hw;
733 struct rtnl_link_stats64 *ons;
734 struct rtnl_link_stats64 *ns; /* netdev stats */
735 struct i40e_eth_stats *oes;
736 struct i40e_eth_stats *es; /* device's eth stats */
737 u32 tx_restart, tx_busy;
738 u32 rx_page, rx_buf;
739 u64 rx_p, rx_b;
740 u64 tx_p, tx_b;
741 int i;
742 u16 q;
743
744 if (test_bit(__I40E_DOWN, &vsi->state) ||
745 test_bit(__I40E_CONFIG_BUSY, &pf->state))
746 return;
747
748 ns = i40e_get_vsi_stats_struct(vsi);
749 ons = &vsi->net_stats_offsets;
750 es = &vsi->eth_stats;
751 oes = &vsi->eth_stats_offsets;
752
753 /* Gather up the netdev and vsi stats that the driver collects
754 * on the fly during packet processing
755 */
756 rx_b = rx_p = 0;
757 tx_b = tx_p = 0;
758 tx_restart = tx_busy = 0;
759 rx_page = 0;
760 rx_buf = 0;
980e9b11 761 rcu_read_lock();
41c445ff
JB		 762 for (q = 0; q < vsi->num_queue_pairs; q++) {
763 struct i40e_ring *p;
980e9b11
AD		 764 u64 bytes, packets;
765 unsigned int start;
766
767 /* locate Tx ring */
768 p = ACCESS_ONCE(vsi->tx_rings[q]);
769
770 do {
771 start = u64_stats_fetch_begin_bh(&p->syncp);
772 packets = p->stats.packets;
773 bytes = p->stats.bytes;
774 } while (u64_stats_fetch_retry_bh(&p->syncp, start));
775 tx_b += bytes;
776 tx_p += packets;
777 tx_restart += p->tx_stats.restart_queue;
778 tx_busy += p->tx_stats.tx_busy;
41c445ff 779
980e9b11
AD		 780 /* Rx queue is part of the same block as Tx queue */
781 p = &p[1];
782 do {
783 start = u64_stats_fetch_begin_bh(&p->syncp);
784 packets = p->stats.packets;
785 bytes = p->stats.bytes;
786 } while (u64_stats_fetch_retry_bh(&p->syncp, start));
787 rx_b += bytes;
788 rx_p += packets;
41c445ff
JB		 789 rx_buf += p->rx_stats.alloc_rx_buff_failed;
790 rx_page += p->rx_stats.alloc_rx_page_failed;
41c445ff 791 }
980e9b11 792 rcu_read_unlock();
41c445ff
JB		 793 vsi->tx_restart = tx_restart;
794 vsi->tx_busy = tx_busy;
795 vsi->rx_page_failed = rx_page;
796 vsi->rx_buf_failed = rx_buf;
797
798 ns->rx_packets = rx_p;
799 ns->rx_bytes = rx_b;
800 ns->tx_packets = tx_p;
801 ns->tx_bytes = tx_b;
802
803 i40e_update_eth_stats(vsi);
804 /* update netdev stats from eth stats */
805 ons->rx_errors = oes->rx_errors;
806 ns->rx_errors = es->rx_errors;
807 ons->tx_errors = oes->tx_errors;
808 ns->tx_errors = es->tx_errors;
809 ons->multicast = oes->rx_multicast;
810 ns->multicast = es->rx_multicast;
811 ons->tx_dropped = oes->tx_discards;
812 ns->tx_dropped = es->tx_discards;
813
814 /* Get the port data only if this is the main PF VSI */
815 if (vsi == pf->vsi[pf->lan_vsi]) {
816 struct i40e_hw_port_stats *nsd = &pf->stats;
817 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
818
819 i40e_stat_update48(hw, I40E_GLPRT_GORCH(hw->port),
820 I40E_GLPRT_GORCL(hw->port),
821 pf->stat_offsets_loaded,
822 &osd->eth.rx_bytes, &nsd->eth.rx_bytes);
823 i40e_stat_update48(hw, I40E_GLPRT_GOTCH(hw->port),
824 I40E_GLPRT_GOTCL(hw->port),
825 pf->stat_offsets_loaded,
826 &osd->eth.tx_bytes, &nsd->eth.tx_bytes);
827 i40e_stat_update32(hw, I40E_GLPRT_RDPC(hw->port),
828 pf->stat_offsets_loaded,
829 &osd->eth.rx_discards,
830 &nsd->eth.rx_discards);
831 i40e_stat_update32(hw, I40E_GLPRT_TDPC(hw->port),
832 pf->stat_offsets_loaded,
833 &osd->eth.tx_discards,
834 &nsd->eth.tx_discards);
835 i40e_stat_update48(hw, I40E_GLPRT_MPRCH(hw->port),
836 I40E_GLPRT_MPRCL(hw->port),
837 pf->stat_offsets_loaded,
838 &osd->eth.rx_multicast,
839 &nsd->eth.rx_multicast);
840
841 i40e_stat_update32(hw, I40E_GLPRT_TDOLD(hw->port),
842 pf->stat_offsets_loaded,
843 &osd->tx_dropped_link_down,
844 &nsd->tx_dropped_link_down);
845
846 i40e_stat_update32(hw, I40E_GLPRT_CRCERRS(hw->port),
847 pf->stat_offsets_loaded,
848 &osd->crc_errors, &nsd->crc_errors);
849 ns->rx_crc_errors = nsd->crc_errors;
850
851 i40e_stat_update32(hw, I40E_GLPRT_ILLERRC(hw->port),
852 pf->stat_offsets_loaded,
853 &osd->illegal_bytes, &nsd->illegal_bytes);
854 ns->rx_errors = nsd->crc_errors
855 + nsd->illegal_bytes;
856
857 i40e_stat_update32(hw, I40E_GLPRT_MLFC(hw->port),
858 pf->stat_offsets_loaded,
859 &osd->mac_local_faults,
860 &nsd->mac_local_faults);
861 i40e_stat_update32(hw, I40E_GLPRT_MRFC(hw->port),
862 pf->stat_offsets_loaded,
863 &osd->mac_remote_faults,
864 &nsd->mac_remote_faults);
865
866 i40e_stat_update32(hw, I40E_GLPRT_RLEC(hw->port),
867 pf->stat_offsets_loaded,
868 &osd->rx_length_errors,
869 &nsd->rx_length_errors);
870 ns->rx_length_errors = nsd->rx_length_errors;
871
872 i40e_stat_update32(hw, I40E_GLPRT_LXONRXC(hw->port),
873 pf->stat_offsets_loaded,
874 &osd->link_xon_rx, &nsd->link_xon_rx);
875 i40e_stat_update32(hw, I40E_GLPRT_LXONTXC(hw->port),
876 pf->stat_offsets_loaded,
877 &osd->link_xon_tx, &nsd->link_xon_tx);
878 i40e_update_prio_xoff_rx(pf); /* handles I40E_GLPRT_LXOFFRXC */
879 i40e_stat_update32(hw, I40E_GLPRT_LXOFFTXC(hw->port),
880 pf->stat_offsets_loaded,
881 &osd->link_xoff_tx, &nsd->link_xoff_tx);
882
883 for (i = 0; i < 8; i++) {
884 i40e_stat_update32(hw, I40E_GLPRT_PXONRXC(hw->port, i),
885 pf->stat_offsets_loaded,
886 &osd->priority_xon_rx[i],
887 &nsd->priority_xon_rx[i]);
888 i40e_stat_update32(hw, I40E_GLPRT_PXONTXC(hw->port, i),
889 pf->stat_offsets_loaded,
890 &osd->priority_xon_tx[i],
891 &nsd->priority_xon_tx[i]);
892 i40e_stat_update32(hw, I40E_GLPRT_PXOFFTXC(hw->port, i),
893 pf->stat_offsets_loaded,
894 &osd->priority_xoff_tx[i],
895 &nsd->priority_xoff_tx[i]);
896 i40e_stat_update32(hw,
897 I40E_GLPRT_RXON2OFFCNT(hw->port, i),
898 pf->stat_offsets_loaded,
899 &osd->priority_xon_2_xoff[i],
900 &nsd->priority_xon_2_xoff[i]);
901 }
902
903 i40e_stat_update48(hw, I40E_GLPRT_PRC64H(hw->port),
904 I40E_GLPRT_PRC64L(hw->port),
905 pf->stat_offsets_loaded,
906 &osd->rx_size_64, &nsd->rx_size_64);
907 i40e_stat_update48(hw, I40E_GLPRT_PRC127H(hw->port),
908 I40E_GLPRT_PRC127L(hw->port),
909 pf->stat_offsets_loaded,
910 &osd->rx_size_127, &nsd->rx_size_127);
911 i40e_stat_update48(hw, I40E_GLPRT_PRC255H(hw->port),
912 I40E_GLPRT_PRC255L(hw->port),
913 pf->stat_offsets_loaded,
914 &osd->rx_size_255, &nsd->rx_size_255);
915 i40e_stat_update48(hw, I40E_GLPRT_PRC511H(hw->port),
916 I40E_GLPRT_PRC511L(hw->port),
917 pf->stat_offsets_loaded,
918 &osd->rx_size_511, &nsd->rx_size_511);
919 i40e_stat_update48(hw, I40E_GLPRT_PRC1023H(hw->port),
920 I40E_GLPRT_PRC1023L(hw->port),
921 pf->stat_offsets_loaded,
922 &osd->rx_size_1023, &nsd->rx_size_1023);
923 i40e_stat_update48(hw, I40E_GLPRT_PRC1522H(hw->port),
924 I40E_GLPRT_PRC1522L(hw->port),
925 pf->stat_offsets_loaded,
926 &osd->rx_size_1522, &nsd->rx_size_1522);
927 i40e_stat_update48(hw, I40E_GLPRT_PRC9522H(hw->port),
928 I40E_GLPRT_PRC9522L(hw->port),
929 pf->stat_offsets_loaded,
930 &osd->rx_size_big, &nsd->rx_size_big);
931
932 i40e_stat_update48(hw, I40E_GLPRT_PTC64H(hw->port),
933 I40E_GLPRT_PTC64L(hw->port),
934 pf->stat_offsets_loaded,
935 &osd->tx_size_64, &nsd->tx_size_64);
936 i40e_stat_update48(hw, I40E_GLPRT_PTC127H(hw->port),
937 I40E_GLPRT_PTC127L(hw->port),
938 pf->stat_offsets_loaded,
939 &osd->tx_size_127, &nsd->tx_size_127);
940 i40e_stat_update48(hw, I40E_GLPRT_PTC255H(hw->port),
941 I40E_GLPRT_PTC255L(hw->port),
942 pf->stat_offsets_loaded,
943 &osd->tx_size_255, &nsd->tx_size_255);
944 i40e_stat_update48(hw, I40E_GLPRT_PTC511H(hw->port),
945 I40E_GLPRT_PTC511L(hw->port),
946 pf->stat_offsets_loaded,
947 &osd->tx_size_511, &nsd->tx_size_511);
948 i40e_stat_update48(hw, I40E_GLPRT_PTC1023H(hw->port),
949 I40E_GLPRT_PTC1023L(hw->port),
950 pf->stat_offsets_loaded,
951 &osd->tx_size_1023, &nsd->tx_size_1023);
952 i40e_stat_update48(hw, I40E_GLPRT_PTC1522H(hw->port),
953 I40E_GLPRT_PTC1522L(hw->port),
954 pf->stat_offsets_loaded,
955 &osd->tx_size_1522, &nsd->tx_size_1522);
956 i40e_stat_update48(hw, I40E_GLPRT_PTC9522H(hw->port),
957 I40E_GLPRT_PTC9522L(hw->port),
958 pf->stat_offsets_loaded,
959 &osd->tx_size_big, &nsd->tx_size_big);
960
961 i40e_stat_update32(hw, I40E_GLPRT_RUC(hw->port),
962 pf->stat_offsets_loaded,
963 &osd->rx_undersize, &nsd->rx_undersize);
964 i40e_stat_update32(hw, I40E_GLPRT_RFC(hw->port),
965 pf->stat_offsets_loaded,
966 &osd->rx_fragments, &nsd->rx_fragments);
967 i40e_stat_update32(hw, I40E_GLPRT_ROC(hw->port),
968 pf->stat_offsets_loaded,
969 &osd->rx_oversize, &nsd->rx_oversize);
970 i40e_stat_update32(hw, I40E_GLPRT_RJC(hw->port),
971 pf->stat_offsets_loaded,
972 &osd->rx_jabber, &nsd->rx_jabber);
973 }
974
975 pf->stat_offsets_loaded = true;
976}
977
978/**
979 * i40e_find_filter - Search VSI filter list for specific mac/vlan filter
980 * @vsi: the VSI to be searched
981 * @macaddr: the MAC address
982 * @vlan: the vlan
983 * @is_vf: make sure its a vf filter, else doesn't matter
984 * @is_netdev: make sure its a netdev filter, else doesn't matter
985 *
986 * Returns ptr to the filter object or NULL
987 **/
988static struct i40e_mac_filter *i40e_find_filter(struct i40e_vsi *vsi,
989 u8 *macaddr, s16 vlan,
990 bool is_vf, bool is_netdev)
991{
992 struct i40e_mac_filter *f;
993
994 if (!vsi || !macaddr)
995 return NULL;
996
997 list_for_each_entry(f, &vsi->mac_filter_list, list) {
998 if ((ether_addr_equal(macaddr, f->macaddr)) &&
999 (vlan == f->vlan) &&
1000 (!is_vf || f->is_vf) &&
1001 (!is_netdev || f->is_netdev))
1002 return f;
1003 }
1004 return NULL;
1005}
1006
1007/**
1008 * i40e_find_mac - Find a mac addr in the macvlan filters list
1009 * @vsi: the VSI to be searched
1010 * @macaddr: the MAC address we are searching for
1011 * @is_vf: make sure its a vf filter, else doesn't matter
1012 * @is_netdev: make sure its a netdev filter, else doesn't matter
1013 *
1014 * Returns the first filter with the provided MAC address or NULL if
1015 * MAC address was not found
1016 **/
1017struct i40e_mac_filter *i40e_find_mac(struct i40e_vsi *vsi, u8 *macaddr,
1018 bool is_vf, bool is_netdev)
1019{
1020 struct i40e_mac_filter *f;
1021
1022 if (!vsi || !macaddr)
1023 return NULL;
1024
1025 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1026 if ((ether_addr_equal(macaddr, f->macaddr)) &&
1027 (!is_vf || f->is_vf) &&
1028 (!is_netdev || f->is_netdev))
1029 return f;
1030 }
1031 return NULL;
1032}
1033
1034/**
1035 * i40e_is_vsi_in_vlan - Check if VSI is in vlan mode
1036 * @vsi: the VSI to be searched
1037 *
1038 * Returns true if VSI is in vlan mode or false otherwise
1039 **/
1040bool i40e_is_vsi_in_vlan(struct i40e_vsi *vsi)
1041{
1042 struct i40e_mac_filter *f;
1043
1044 /* Only -1 for all the filters denotes not in vlan mode
1045 * so we have to go through all the list in order to make sure
1046 */
1047 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1048 if (f->vlan >= 0)
1049 return true;
1050 }
1051
1052 return false;
1053}
1054
1055/**
1056 * i40e_put_mac_in_vlan - Make macvlan filters from macaddrs and vlans
1057 * @vsi: the VSI to be searched
1058 * @macaddr: the mac address to be filtered
1059 * @is_vf: true if it is a vf
1060 * @is_netdev: true if it is a netdev
1061 *
1062 * Goes through all the macvlan filters and adds a
1063 * macvlan filter for each unique vlan that already exists
1064 *
1065 * Returns first filter found on success, else NULL
1066 **/
1067struct i40e_mac_filter *i40e_put_mac_in_vlan(struct i40e_vsi *vsi, u8 *macaddr,
1068 bool is_vf, bool is_netdev)
1069{
1070 struct i40e_mac_filter *f;
1071
1072 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1073 if (!i40e_find_filter(vsi, macaddr, f->vlan,
1074 is_vf, is_netdev)) {
1075 if (!i40e_add_filter(vsi, macaddr, f->vlan,
1076 is_vf, is_netdev))
1077 return NULL;
1078 }
1079 }
1080
1081 return list_first_entry_or_null(&vsi->mac_filter_list,
1082 struct i40e_mac_filter, list);
1083}
1084
1085/**
1086 * i40e_add_filter - Add a mac/vlan filter to the VSI
1087 * @vsi: the VSI to be searched
1088 * @macaddr: the MAC address
1089 * @vlan: the vlan
1090 * @is_vf: make sure its a vf filter, else doesn't matter
1091 * @is_netdev: make sure its a netdev filter, else doesn't matter
1092 *
1093 * Returns ptr to the filter object or NULL when no memory available.
1094 **/
1095struct i40e_mac_filter *i40e_add_filter(struct i40e_vsi *vsi,
1096 u8 *macaddr, s16 vlan,
1097 bool is_vf, bool is_netdev)
1098{
1099 struct i40e_mac_filter *f;
1100
1101 if (!vsi || !macaddr)
1102 return NULL;
1103
1104 f = i40e_find_filter(vsi, macaddr, vlan, is_vf, is_netdev);
1105 if (!f) {
1106 f = kzalloc(sizeof(*f), GFP_ATOMIC);
1107 if (!f)
1108 goto add_filter_out;
1109
1110 memcpy(f->macaddr, macaddr, ETH_ALEN);
1111 f->vlan = vlan;
1112 f->changed = true;
1113
1114 INIT_LIST_HEAD(&f->list);
1115 list_add(&f->list, &vsi->mac_filter_list);
1116 }
1117
1118 /* increment counter and add a new flag if needed */
1119 if (is_vf) {
1120 if (!f->is_vf) {
1121 f->is_vf = true;
1122 f->counter++;
1123 }
1124 } else if (is_netdev) {
1125 if (!f->is_netdev) {
1126 f->is_netdev = true;
1127 f->counter++;
1128 }
1129 } else {
1130 f->counter++;
1131 }
1132
1133 /* changed tells sync_filters_subtask to
1134 * push the filter down to the firmware
1135 */
1136 if (f->changed) {
1137 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1138 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1139 }
1140
1141add_filter_out:
1142 return f;
1143}
1144
1145/**
1146 * i40e_del_filter - Remove a mac/vlan filter from the VSI
1147 * @vsi: the VSI to be searched
1148 * @macaddr: the MAC address
1149 * @vlan: the vlan
1150 * @is_vf: make sure it's a vf filter, else doesn't matter
1151 * @is_netdev: make sure it's a netdev filter, else doesn't matter
1152 **/
1153void i40e_del_filter(struct i40e_vsi *vsi,
1154 u8 *macaddr, s16 vlan,
1155 bool is_vf, bool is_netdev)
1156{
1157 struct i40e_mac_filter *f;
1158
1159 if (!vsi || !macaddr)
1160 return;
1161
1162 f = i40e_find_filter(vsi, macaddr, vlan, is_vf, is_netdev);
1163 if (!f || f->counter == 0)
1164 return;
1165
1166 if (is_vf) {
1167 if (f->is_vf) {
1168 f->is_vf = false;
1169 f->counter--;
1170 }
1171 } else if (is_netdev) {
1172 if (f->is_netdev) {
1173 f->is_netdev = false;
1174 f->counter--;
1175 }
1176 } else {
1177 /* make sure we don't remove a filter in use by vf or netdev */
1178 int min_f = 0;
1179 min_f += (f->is_vf ? 1 : 0);
1180 min_f += (f->is_netdev ? 1 : 0);
1181
1182 if (f->counter > min_f)
1183 f->counter--;
1184 }
1185
1186 /* counter == 0 tells sync_filters_subtask to
1187 * remove the filter from the firmware's list
1188 */
1189 if (f->counter == 0) {
1190 f->changed = true;
1191 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1192 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1193 }
1194}
1195
1196/**
1197 * i40e_set_mac - NDO callback to set mac address
1198 * @netdev: network interface device structure
1199 * @p: pointer to an address structure
1200 *
1201 * Returns 0 on success, negative on failure
1202 **/
1203static int i40e_set_mac(struct net_device *netdev, void *p)
1204{
1205 struct i40e_netdev_priv *np = netdev_priv(netdev);
1206 struct i40e_vsi *vsi = np->vsi;
1207 struct sockaddr *addr = p;
1208 struct i40e_mac_filter *f;
1209
1210 if (!is_valid_ether_addr(addr->sa_data))
1211 return -EADDRNOTAVAIL;
1212
1213 netdev_info(netdev, "set mac address=%pM\n", addr->sa_data);
1214
1215 if (ether_addr_equal(netdev->dev_addr, addr->sa_data))
1216 return 0;
1217
1218 if (vsi->type == I40E_VSI_MAIN) {
1219 i40e_status ret;
1220 ret = i40e_aq_mac_address_write(&vsi->back->hw,
1221 I40E_AQC_WRITE_TYPE_LAA_ONLY,
1222 addr->sa_data, NULL);
1223 if (ret) {
1224 netdev_info(netdev,
1225 "Addr change for Main VSI failed: %d\n",
1226 ret);
1227 return -EADDRNOTAVAIL;
1228 }
1229
1230 memcpy(vsi->back->hw.mac.addr, addr->sa_data, netdev->addr_len);
1231 }
1232
1233 /* In order to be sure to not drop any packets, add the new address
1234 * then delete the old one.
1235 */
1236 f = i40e_add_filter(vsi, addr->sa_data, I40E_VLAN_ANY, false, false);
1237 if (!f)
1238 return -ENOMEM;
1239
1240 i40e_sync_vsi_filters(vsi);
1241 i40e_del_filter(vsi, netdev->dev_addr, I40E_VLAN_ANY, false, false);
1242 i40e_sync_vsi_filters(vsi);
1243
1244 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
1245
1246 return 0;
1247}
1248
1249/**
1250 * i40e_vsi_setup_queue_map - Setup a VSI queue map based on enabled_tc
1251 * @vsi: the VSI being setup
1252 * @ctxt: VSI context structure
1253 * @enabled_tc: Enabled TCs bitmap
1254 * @is_add: True if called before Add VSI
1255 *
1256 * Setup VSI queue mapping for enabled traffic classes.
1257 **/
1258static void i40e_vsi_setup_queue_map(struct i40e_vsi *vsi,
1259 struct i40e_vsi_context *ctxt,
1260 u8 enabled_tc,
1261 bool is_add)
1262{
1263 struct i40e_pf *pf = vsi->back;
1264 u16 sections = 0;
1265 u8 netdev_tc = 0;
1266 u16 numtc = 0;
1267 u16 qcount;
1268 u8 offset;
1269 u16 qmap;
1270 int i;
1271
1272 sections = I40E_AQ_VSI_PROP_QUEUE_MAP_VALID;
1273 offset = 0;
1274
1275 if (enabled_tc && (vsi->back->flags & I40E_FLAG_DCB_ENABLED)) {
1276 /* Find numtc from enabled TC bitmap */
1277 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
1278 if (enabled_tc & (1 << i)) /* TC is enabled */
1279 numtc++;
1280 }
1281 if (!numtc) {
1282 dev_warn(&pf->pdev->dev, "DCB is enabled but no TC enabled, forcing TC0\n");
1283 numtc = 1;
1284 }
1285 } else {
1286 /* At least TC0 is enabled in case of non-DCB case */
1287 numtc = 1;
1288 }
1289
1290 vsi->tc_config.numtc = numtc;
1291 vsi->tc_config.enabled_tc = enabled_tc ? enabled_tc : 1;
1292
1293 /* Setup queue offset/count for all TCs for given VSI */
1294 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
1295 /* See if the given TC is enabled for the given VSI */
1296 if (vsi->tc_config.enabled_tc & (1 << i)) { /* TC is enabled */
1297 int pow, num_qps;
1298
1299 vsi->tc_config.tc_info[i].qoffset = offset;
1300 switch (vsi->type) {
1301 case I40E_VSI_MAIN:
1302 if (i == 0)
1303 qcount = pf->rss_size;
1304 else
1305 qcount = pf->num_tc_qps;
1306 vsi->tc_config.tc_info[i].qcount = qcount;
1307 break;
1308 case I40E_VSI_FDIR:
1309 case I40E_VSI_SRIOV:
1310 case I40E_VSI_VMDQ2:
1311 default:
1312 qcount = vsi->alloc_queue_pairs;
1313 vsi->tc_config.tc_info[i].qcount = qcount;
1314 WARN_ON(i != 0);
1315 break;
1316 }
1317
1318 /* find the power-of-2 of the number of queue pairs */
1319 num_qps = vsi->tc_config.tc_info[i].qcount;
1320 pow = 0;
1321 while (num_qps &&
1322 ((1 << pow) < vsi->tc_config.tc_info[i].qcount)) {
1323 pow++;
1324 num_qps >>= 1;
1325 }
1326
1327 vsi->tc_config.tc_info[i].netdev_tc = netdev_tc++;
1328 qmap =
1329 (offset << I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT) |
1330 (pow << I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT);
1331
1332 offset += vsi->tc_config.tc_info[i].qcount;
1333 } else {
1334 /* TC is not enabled so set the offset to
1335 * default queue and allocate one queue
1336 * for the given TC.
1337 */
1338 vsi->tc_config.tc_info[i].qoffset = 0;
1339 vsi->tc_config.tc_info[i].qcount = 1;
1340 vsi->tc_config.tc_info[i].netdev_tc = 0;
1341
1342 qmap = 0;
1343 }
1344 ctxt->info.tc_mapping[i] = cpu_to_le16(qmap);
1345 }
1346
1347 /* Set actual Tx/Rx queue pairs */
1348 vsi->num_queue_pairs = offset;
1349
1350 /* Scheduler section valid can only be set for ADD VSI */
1351 if (is_add) {
1352 sections |= I40E_AQ_VSI_PROP_SCHED_VALID;
1353
1354 ctxt->info.up_enable_bits = enabled_tc;
1355 }
1356 if (vsi->type == I40E_VSI_SRIOV) {
1357 ctxt->info.mapping_flags |=
1358 cpu_to_le16(I40E_AQ_VSI_QUE_MAP_NONCONTIG);
1359 for (i = 0; i < vsi->num_queue_pairs; i++)
1360 ctxt->info.queue_mapping[i] =
1361 cpu_to_le16(vsi->base_queue + i);
1362 } else {
1363 ctxt->info.mapping_flags |=
1364 cpu_to_le16(I40E_AQ_VSI_QUE_MAP_CONTIG);
1365 ctxt->info.queue_mapping[0] = cpu_to_le16(vsi->base_queue);
1366 }
1367 ctxt->info.valid_sections |= cpu_to_le16(sections);
1368}
1369
1370/**
1371 * i40e_set_rx_mode - NDO callback to set the netdev filters
1372 * @netdev: network interface device structure
1373 **/
1374static void i40e_set_rx_mode(struct net_device *netdev)
1375{
1376 struct i40e_netdev_priv *np = netdev_priv(netdev);
1377 struct i40e_mac_filter *f, *ftmp;
1378 struct i40e_vsi *vsi = np->vsi;
1379 struct netdev_hw_addr *uca;
1380 struct netdev_hw_addr *mca;
1381 struct netdev_hw_addr *ha;
1382
1383 /* add addr if not already in the filter list */
1384 netdev_for_each_uc_addr(uca, netdev) {
1385 if (!i40e_find_mac(vsi, uca->addr, false, true)) {
1386 if (i40e_is_vsi_in_vlan(vsi))
1387 i40e_put_mac_in_vlan(vsi, uca->addr,
1388 false, true);
1389 else
1390 i40e_add_filter(vsi, uca->addr, I40E_VLAN_ANY,
1391 false, true);
1392 }
1393 }
1394
1395 netdev_for_each_mc_addr(mca, netdev) {
1396 if (!i40e_find_mac(vsi, mca->addr, false, true)) {
1397 if (i40e_is_vsi_in_vlan(vsi))
1398 i40e_put_mac_in_vlan(vsi, mca->addr,
1399 false, true);
1400 else
1401 i40e_add_filter(vsi, mca->addr, I40E_VLAN_ANY,
1402 false, true);
1403 }
1404 }
1405
1406 /* remove filter if not in netdev list */
1407 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1408 bool found = false;
1409
1410 if (!f->is_netdev)
1411 continue;
1412
1413 if (is_multicast_ether_addr(f->macaddr)) {
1414 netdev_for_each_mc_addr(mca, netdev) {
1415 if (ether_addr_equal(mca->addr, f->macaddr)) {
1416 found = true;
1417 break;
1418 }
1419 }
1420 } else {
1421 netdev_for_each_uc_addr(uca, netdev) {
1422 if (ether_addr_equal(uca->addr, f->macaddr)) {
1423 found = true;
1424 break;
1425 }
1426 }
1427
1428 for_each_dev_addr(netdev, ha) {
1429 if (ether_addr_equal(ha->addr, f->macaddr)) {
1430 found = true;
1431 break;
1432 }
1433 }
1434 }
1435 if (!found)
1436 i40e_del_filter(
1437 vsi, f->macaddr, I40E_VLAN_ANY, false, true);
1438 }
1439
1440 /* check for other flag changes */
1441 if (vsi->current_netdev_flags != vsi->netdev->flags) {
1442 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1443 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1444 }
1445}
1446
1447/**
1448 * i40e_sync_vsi_filters - Update the VSI filter list to the HW
1449 * @vsi: ptr to the VSI
1450 *
1451 * Push any outstanding VSI filter changes through the AdminQ.
1452 *
1453 * Returns 0 or error value
1454 **/
1455int i40e_sync_vsi_filters(struct i40e_vsi *vsi)
1456{
1457 struct i40e_mac_filter *f, *ftmp;
1458 bool promisc_forced_on = false;
1459 bool add_happened = false;
1460 int filter_list_len = 0;
1461 u32 changed_flags = 0;
dcae29be 1462 i40e_status aq_ret = 0;
41c445ff
JB		 1463 struct i40e_pf *pf;
1464 int num_add = 0;
1465 int num_del = 0;
1466 u16 cmd_flags;
1467
1468 /* empty array typed pointers, kcalloc later */
1469 struct i40e_aqc_add_macvlan_element_data *add_list;
1470 struct i40e_aqc_remove_macvlan_element_data *del_list;
1471
1472 while (test_and_set_bit(__I40E_CONFIG_BUSY, &vsi->state))
1473 usleep_range(1000, 2000);
1474 pf = vsi->back;
1475
1476 if (vsi->netdev) {
1477 changed_flags = vsi->current_netdev_flags ^ vsi->netdev->flags;
1478 vsi->current_netdev_flags = vsi->netdev->flags;
1479 }
1480
1481 if (vsi->flags & I40E_VSI_FLAG_FILTER_CHANGED) {
1482 vsi->flags &= ~I40E_VSI_FLAG_FILTER_CHANGED;
1483
1484 filter_list_len = pf->hw.aq.asq_buf_size /
1485 sizeof(struct i40e_aqc_remove_macvlan_element_data);
1486 del_list = kcalloc(filter_list_len,
1487 sizeof(struct i40e_aqc_remove_macvlan_element_data),
1488 GFP_KERNEL);
1489 if (!del_list)
1490 return -ENOMEM;
1491
1492 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1493 if (!f->changed)
1494 continue;
1495
1496 if (f->counter != 0)
1497 continue;
1498 f->changed = false;
1499 cmd_flags = 0;
1500
1501 /* add to delete list */
1502 memcpy(del_list[num_del].mac_addr,
1503 f->macaddr, ETH_ALEN);
1504 del_list[num_del].vlan_tag =
1505 cpu_to_le16((u16)(f->vlan ==
1506 I40E_VLAN_ANY ? 0 : f->vlan));
1507
1508 /* vlan0 as wild card to allow packets from all vlans */
1509 if (f->vlan == I40E_VLAN_ANY ||
1510 (vsi->netdev && !(vsi->netdev->features &
1511 NETIF_F_HW_VLAN_CTAG_FILTER)))
1512 cmd_flags |= I40E_AQC_MACVLAN_DEL_IGNORE_VLAN;
1513 cmd_flags |= I40E_AQC_MACVLAN_DEL_PERFECT_MATCH;
1514 del_list[num_del].flags = cmd_flags;
1515 num_del++;
1516
1517 /* unlink from filter list */
1518 list_del(&f->list);
1519 kfree(f);
1520
1521 /* flush a full buffer */
1522 if (num_del == filter_list_len) {
dcae29be 1523 aq_ret = i40e_aq_remove_macvlan(&pf->hw,
41c445ff
JB		 1524 vsi->seid, del_list, num_del,
1525 NULL);
1526 num_del = 0;
1527 memset(del_list, 0, sizeof(*del_list));
1528
dcae29be 1529 if (aq_ret)
41c445ff
JB		 1530 dev_info(&pf->pdev->dev,
1531 "ignoring delete macvlan error, err %d, aq_err %d while flushing a full buffer\n",
dcae29be 1532 aq_ret,
41c445ff
JB		 1533 pf->hw.aq.asq_last_status);
1534 }
1535 }
1536 if (num_del) {
dcae29be 1537 aq_ret = i40e_aq_remove_macvlan(&pf->hw, vsi->seid,
41c445ff
JB		 1538 del_list, num_del, NULL);
1539 num_del = 0;
1540
dcae29be 1541 if (aq_ret)
41c445ff
JB		 1542 dev_info(&pf->pdev->dev,
1543 "ignoring delete macvlan error, err %d, aq_err %d\n",
dcae29be 1544 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1545 }
1546
1547 kfree(del_list);
1548 del_list = NULL;
1549
1550 /* do all the adds now */
1551 filter_list_len = pf->hw.aq.asq_buf_size /
1552 sizeof(struct i40e_aqc_add_macvlan_element_data),
1553 add_list = kcalloc(filter_list_len,
1554 sizeof(struct i40e_aqc_add_macvlan_element_data),
1555 GFP_KERNEL);
1556 if (!add_list)
1557 return -ENOMEM;
1558
1559 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1560 if (!f->changed)
1561 continue;
1562
1563 if (f->counter == 0)
1564 continue;
1565 f->changed = false;
1566 add_happened = true;
1567 cmd_flags = 0;
1568
1569 /* add to add array */
1570 memcpy(add_list[num_add].mac_addr,
1571 f->macaddr, ETH_ALEN);
1572 add_list[num_add].vlan_tag =
1573 cpu_to_le16(
1574 (u16)(f->vlan == I40E_VLAN_ANY ? 0 : f->vlan));
1575 add_list[num_add].queue_number = 0;
1576
1577 cmd_flags |= I40E_AQC_MACVLAN_ADD_PERFECT_MATCH;
1578
1579 /* vlan0 as wild card to allow packets from all vlans */
1580 if (f->vlan == I40E_VLAN_ANY || (vsi->netdev &&
1581 !(vsi->netdev->features &
1582 NETIF_F_HW_VLAN_CTAG_FILTER)))
1583 cmd_flags |= I40E_AQC_MACVLAN_ADD_IGNORE_VLAN;
1584 add_list[num_add].flags = cpu_to_le16(cmd_flags);
1585 num_add++;
1586
1587 /* flush a full buffer */
1588 if (num_add == filter_list_len) {
dcae29be
JB		 1589 aq_ret = i40e_aq_add_macvlan(&pf->hw, vsi->seid,
1590 add_list, num_add,
1591 NULL);
41c445ff
JB		 1592 num_add = 0;
1593
dcae29be 1594 if (aq_ret)
41c445ff
JB		 1595 break;
1596 memset(add_list, 0, sizeof(*add_list));
1597 }
1598 }
1599 if (num_add) {
dcae29be
JB		 1600 aq_ret = i40e_aq_add_macvlan(&pf->hw, vsi->seid,
1601 add_list, num_add, NULL);
41c445ff
JB		 1602 num_add = 0;
1603 }
1604 kfree(add_list);
1605 add_list = NULL;
1606
dcae29be 1607 if (add_happened && (!aq_ret)) {
41c445ff 1608 /* do nothing */;
dcae29be 1609 } else if (add_happened && (aq_ret)) {
41c445ff
JB		 1610 dev_info(&pf->pdev->dev,
1611 "add filter failed, err %d, aq_err %d\n",
dcae29be 1612 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1613 if ((pf->hw.aq.asq_last_status == I40E_AQ_RC_ENOSPC) &&
1614 !test_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1615 &vsi->state)) {
1616 promisc_forced_on = true;
1617 set_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1618 &vsi->state);
1619 dev_info(&pf->pdev->dev, "promiscuous mode forced on\n");
1620 }
1621 }
1622 }
1623
1624 /* check for changes in promiscuous modes */
1625 if (changed_flags & IFF_ALLMULTI) {
1626 bool cur_multipromisc;
1627 cur_multipromisc = !!(vsi->current_netdev_flags & IFF_ALLMULTI);
dcae29be
JB		 1628 aq_ret = i40e_aq_set_vsi_multicast_promiscuous(&vsi->back->hw,
1629 vsi->seid,
1630 cur_multipromisc,
1631 NULL);
1632 if (aq_ret)
41c445ff
JB		 1633 dev_info(&pf->pdev->dev,
1634 "set multi promisc failed, err %d, aq_err %d\n",
dcae29be 1635 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1636 }
1637 if ((changed_flags & IFF_PROMISC) || promisc_forced_on) {
1638 bool cur_promisc;
1639 cur_promisc = (!!(vsi->current_netdev_flags & IFF_PROMISC) ||
1640 test_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1641 &vsi->state));
dcae29be
JB		 1642 aq_ret = i40e_aq_set_vsi_unicast_promiscuous(&vsi->back->hw,
1643 vsi->seid,
1644 cur_promisc, NULL);
1645 if (aq_ret)
41c445ff
JB		 1646 dev_info(&pf->pdev->dev,
1647 "set uni promisc failed, err %d, aq_err %d\n",
dcae29be 1648 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1649 }
1650
1651 clear_bit(__I40E_CONFIG_BUSY, &vsi->state);
1652 return 0;
1653}
1654
1655/**
1656 * i40e_sync_filters_subtask - Sync the VSI filter list with HW
1657 * @pf: board private structure
1658 **/
1659static void i40e_sync_filters_subtask(struct i40e_pf *pf)
1660{
1661 int v;
1662
1663 if (!pf || !(pf->flags & I40E_FLAG_FILTER_SYNC))
1664 return;
1665 pf->flags &= ~I40E_FLAG_FILTER_SYNC;
1666
1667 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
1668 if (pf->vsi[v] &&
1669 (pf->vsi[v]->flags & I40E_VSI_FLAG_FILTER_CHANGED))
1670 i40e_sync_vsi_filters(pf->vsi[v]);
1671 }
1672}
1673
1674/**
1675 * i40e_change_mtu - NDO callback to change the Maximum Transfer Unit
1676 * @netdev: network interface device structure
1677 * @new_mtu: new value for maximum frame size
1678 *
1679 * Returns 0 on success, negative on failure
1680 **/
1681static int i40e_change_mtu(struct net_device *netdev, int new_mtu)
1682{
1683 struct i40e_netdev_priv *np = netdev_priv(netdev);
1684 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
1685 struct i40e_vsi *vsi = np->vsi;
1686
1687 /* MTU < 68 is an error and causes problems on some kernels */
1688 if ((new_mtu < 68) || (max_frame > I40E_MAX_RXBUFFER))
1689 return -EINVAL;
1690
1691 netdev_info(netdev, "changing MTU from %d to %d\n",
1692 netdev->mtu, new_mtu);
1693 netdev->mtu = new_mtu;
1694 if (netif_running(netdev))
1695 i40e_vsi_reinit_locked(vsi);
1696
1697 return 0;
1698}
1699
1700/**
1701 * i40e_vlan_stripping_enable - Turn on vlan stripping for the VSI
1702 * @vsi: the vsi being adjusted
1703 **/
1704void i40e_vlan_stripping_enable(struct i40e_vsi *vsi)
1705{
1706 struct i40e_vsi_context ctxt;
1707 i40e_status ret;
1708
1709 if ((vsi->info.valid_sections &
1710 cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID)) &&
1711 ((vsi->info.port_vlan_flags & I40E_AQ_VSI_PVLAN_MODE_MASK) == 0))
1712 return; /* already enabled */
1713
1714 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
1715 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_ALL |
1716 I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH;
1717
1718 ctxt.seid = vsi->seid;
1719 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
1720 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
1721 if (ret) {
1722 dev_info(&vsi->back->pdev->dev,
1723 "%s: update vsi failed, aq_err=%d\n",
1724 __func__, vsi->back->hw.aq.asq_last_status);
1725 }
1726}
1727
1728/**
1729 * i40e_vlan_stripping_disable - Turn off vlan stripping for the VSI
1730 * @vsi: the vsi being adjusted
1731 **/
1732void i40e_vlan_stripping_disable(struct i40e_vsi *vsi)
1733{
1734 struct i40e_vsi_context ctxt;
1735 i40e_status ret;
1736
1737 if ((vsi->info.valid_sections &
1738 cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID)) &&
1739 ((vsi->info.port_vlan_flags & I40E_AQ_VSI_PVLAN_EMOD_MASK) ==
1740 I40E_AQ_VSI_PVLAN_EMOD_MASK))
1741 return; /* already disabled */
1742
1743 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
1744 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_ALL |
1745 I40E_AQ_VSI_PVLAN_EMOD_NOTHING;
1746
1747 ctxt.seid = vsi->seid;
1748 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
1749 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
1750 if (ret) {
1751 dev_info(&vsi->back->pdev->dev,
1752 "%s: update vsi failed, aq_err=%d\n",
1753 __func__, vsi->back->hw.aq.asq_last_status);
1754 }
1755}
1756
1757/**
1758 * i40e_vlan_rx_register - Setup or shutdown vlan offload
1759 * @netdev: network interface to be adjusted
1760 * @features: netdev features to test if VLAN offload is enabled or not
1761 **/
1762static void i40e_vlan_rx_register(struct net_device *netdev, u32 features)
1763{
1764 struct i40e_netdev_priv *np = netdev_priv(netdev);
1765 struct i40e_vsi *vsi = np->vsi;
1766
1767 if (features & NETIF_F_HW_VLAN_CTAG_RX)
1768 i40e_vlan_stripping_enable(vsi);
1769 else
1770 i40e_vlan_stripping_disable(vsi);
1771}
1772
1773/**
1774 * i40e_vsi_add_vlan - Add vsi membership for given vlan
1775 * @vsi: the vsi being configured
1776 * @vid: vlan id to be added (0 = untagged only , -1 = any)
1777 **/
1778int i40e_vsi_add_vlan(struct i40e_vsi *vsi, s16 vid)
1779{
1780 struct i40e_mac_filter *f, *add_f;
1781 bool is_netdev, is_vf;
1782 int ret;
1783
1784 is_vf = (vsi->type == I40E_VSI_SRIOV);
1785 is_netdev = !!(vsi->netdev);
1786
1787 if (is_netdev) {
1788 add_f = i40e_add_filter(vsi, vsi->netdev->dev_addr, vid,
1789 is_vf, is_netdev);
1790 if (!add_f) {
1791 dev_info(&vsi->back->pdev->dev,
1792 "Could not add vlan filter %d for %pM\n",
1793 vid, vsi->netdev->dev_addr);
1794 return -ENOMEM;
1795 }
1796 }
1797
1798 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1799 add_f = i40e_add_filter(vsi, f->macaddr, vid, is_vf, is_netdev);
1800 if (!add_f) {
1801 dev_info(&vsi->back->pdev->dev,
1802 "Could not add vlan filter %d for %pM\n",
1803 vid, f->macaddr);
1804 return -ENOMEM;
1805 }
1806 }
1807
1808 ret = i40e_sync_vsi_filters(vsi);
1809 if (ret) {
1810 dev_info(&vsi->back->pdev->dev,
1811 "Could not sync filters for vid %d\n", vid);
1812 return ret;
1813 }
1814
1815 /* Now if we add a vlan tag, make sure to check if it is the first
1816 * tag (i.e. a "tag" -1 does exist) and if so replace the -1 "tag"
1817 * with 0, so we now accept untagged and specified tagged traffic
1818 * (and not any taged and untagged)
1819 */
1820 if (vid > 0) {
1821 if (is_netdev && i40e_find_filter(vsi, vsi->netdev->dev_addr,
1822 I40E_VLAN_ANY,
1823 is_vf, is_netdev)) {
1824 i40e_del_filter(vsi, vsi->netdev->dev_addr,
1825 I40E_VLAN_ANY, is_vf, is_netdev);
1826 add_f = i40e_add_filter(vsi, vsi->netdev->dev_addr, 0,
1827 is_vf, is_netdev);
1828 if (!add_f) {
1829 dev_info(&vsi->back->pdev->dev,
1830 "Could not add filter 0 for %pM\n",
1831 vsi->netdev->dev_addr);
1832 return -ENOMEM;
1833 }
1834 }
1835
1836 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1837 if (i40e_find_filter(vsi, f->macaddr, I40E_VLAN_ANY,
1838 is_vf, is_netdev)) {
1839 i40e_del_filter(vsi, f->macaddr, I40E_VLAN_ANY,
1840 is_vf, is_netdev);
1841 add_f = i40e_add_filter(vsi, f->macaddr,
1842 0, is_vf, is_netdev);
1843 if (!add_f) {
1844 dev_info(&vsi->back->pdev->dev,
1845 "Could not add filter 0 for %pM\n",
1846 f->macaddr);
1847 return -ENOMEM;
1848 }
1849 }
1850 }
1851 ret = i40e_sync_vsi_filters(vsi);
1852 }
1853
1854 return ret;
1855}
1856
1857/**
1858 * i40e_vsi_kill_vlan - Remove vsi membership for given vlan
1859 * @vsi: the vsi being configured
1860 * @vid: vlan id to be removed (0 = untagged only , -1 = any)
078b5876
JB		 1861 *
1862 * Return: 0 on success or negative otherwise
41c445ff
JB		 1863 **/
1864int i40e_vsi_kill_vlan(struct i40e_vsi *vsi, s16 vid)
1865{
1866 struct net_device *netdev = vsi->netdev;
1867 struct i40e_mac_filter *f, *add_f;
1868 bool is_vf, is_netdev;
1869 int filter_count = 0;
1870 int ret;
1871
1872 is_vf = (vsi->type == I40E_VSI_SRIOV);
1873 is_netdev = !!(netdev);
1874
1875 if (is_netdev)
1876 i40e_del_filter(vsi, netdev->dev_addr, vid, is_vf, is_netdev);
1877
1878 list_for_each_entry(f, &vsi->mac_filter_list, list)
1879 i40e_del_filter(vsi, f->macaddr, vid, is_vf, is_netdev);
1880
1881 ret = i40e_sync_vsi_filters(vsi);
1882 if (ret) {
1883 dev_info(&vsi->back->pdev->dev, "Could not sync filters\n");
1884 return ret;
1885 }
1886
1887 /* go through all the filters for this VSI and if there is only
1888 * vid == 0 it means there are no other filters, so vid 0 must
1889 * be replaced with -1. This signifies that we should from now
1890 * on accept any traffic (with any tag present, or untagged)
1891 */
1892 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1893 if (is_netdev) {
1894 if (f->vlan &&
1895 ether_addr_equal(netdev->dev_addr, f->macaddr))
1896 filter_count++;
1897 }
1898
1899 if (f->vlan)
1900 filter_count++;
1901 }
1902
1903 if (!filter_count && is_netdev) {
1904 i40e_del_filter(vsi, netdev->dev_addr, 0, is_vf, is_netdev);
1905 f = i40e_add_filter(vsi, netdev->dev_addr, I40E_VLAN_ANY,
1906 is_vf, is_netdev);
1907 if (!f) {
1908 dev_info(&vsi->back->pdev->dev,
1909 "Could not add filter %d for %pM\n",
1910 I40E_VLAN_ANY, netdev->dev_addr);
1911 return -ENOMEM;
1912 }
1913 }
1914
1915 if (!filter_count) {
1916 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1917 i40e_del_filter(vsi, f->macaddr, 0, is_vf, is_netdev);
1918 add_f = i40e_add_filter(vsi, f->macaddr, I40E_VLAN_ANY,
1919 is_vf, is_netdev);
1920 if (!add_f) {
1921 dev_info(&vsi->back->pdev->dev,
1922 "Could not add filter %d for %pM\n",
1923 I40E_VLAN_ANY, f->macaddr);
1924 return -ENOMEM;
1925 }
1926 }
1927 }
1928
1929 return i40e_sync_vsi_filters(vsi);
1930}
1931
1932/**
1933 * i40e_vlan_rx_add_vid - Add a vlan id filter to HW offload
1934 * @netdev: network interface to be adjusted
1935 * @vid: vlan id to be added
078b5876
JB		 1936 *
1937 * net_device_ops implementation for adding vlan ids
41c445ff
JB		 1938 **/
1939static int i40e_vlan_rx_add_vid(struct net_device *netdev,
1940 __always_unused __be16 proto, u16 vid)
1941{
1942 struct i40e_netdev_priv *np = netdev_priv(netdev);
1943 struct i40e_vsi *vsi = np->vsi;
078b5876 1944 int ret = 0;
41c445ff
JB		 1945
1946 if (vid > 4095)
078b5876
JB		 1947 return -EINVAL;
1948
1949 netdev_info(netdev, "adding %pM vid=%d\n", netdev->dev_addr, vid);
41c445ff 1950
41c445ff
JB		 1951 /* If the network stack called us with vid = 0, we should
1952 * indicate to i40e_vsi_add_vlan() that we want to receive
1953 * any traffic (i.e. with any vlan tag, or untagged)
1954 */
1955 ret = i40e_vsi_add_vlan(vsi, vid ? vid : I40E_VLAN_ANY);
1956
078b5876
JB		 1957 if (!ret && (vid < VLAN_N_VID))
1958 set_bit(vid, vsi->active_vlans);
41c445ff 1959
078b5876 1960 return ret;
41c445ff
JB		 1961}
1962
1963/**
1964 * i40e_vlan_rx_kill_vid - Remove a vlan id filter from HW offload
1965 * @netdev: network interface to be adjusted
1966 * @vid: vlan id to be removed
078b5876
JB		 1967 *
1968 * net_device_ops implementation for adding vlan ids
41c445ff
JB		 1969 **/
1970static int i40e_vlan_rx_kill_vid(struct net_device *netdev,
1971 __always_unused __be16 proto, u16 vid)
1972{
1973 struct i40e_netdev_priv *np = netdev_priv(netdev);
1974 struct i40e_vsi *vsi = np->vsi;
1975
078b5876
JB		 1976 netdev_info(netdev, "removing %pM vid=%d\n", netdev->dev_addr, vid);
1977
41c445ff
JB		 1978 /* return code is ignored as there is nothing a user
1979 * can do about failure to remove and a log message was
078b5876 1980 * already printed from the other function
41c445ff
JB		 1981 */
1982 i40e_vsi_kill_vlan(vsi, vid);
1983
1984 clear_bit(vid, vsi->active_vlans);
078b5876 1985
41c445ff
JB		 1986 return 0;
1987}
1988
1989/**
1990 * i40e_restore_vlan - Reinstate vlans when vsi/netdev comes back up
1991 * @vsi: the vsi being brought back up
1992 **/
1993static void i40e_restore_vlan(struct i40e_vsi *vsi)
1994{
1995 u16 vid;
1996
1997 if (!vsi->netdev)
1998 return;
1999
2000 i40e_vlan_rx_register(vsi->netdev, vsi->netdev->features);
2001
2002 for_each_set_bit(vid, vsi->active_vlans, VLAN_N_VID)
2003 i40e_vlan_rx_add_vid(vsi->netdev, htons(ETH_P_8021Q),
2004 vid);
2005}
2006
2007/**
2008 * i40e_vsi_add_pvid - Add pvid for the VSI
2009 * @vsi: the vsi being adjusted
2010 * @vid: the vlan id to set as a PVID
2011 **/
dcae29be 2012int i40e_vsi_add_pvid(struct i40e_vsi *vsi, u16 vid)
41c445ff
JB		 2013{
2014 struct i40e_vsi_context ctxt;
dcae29be 2015 i40e_status aq_ret;
41c445ff
JB		 2016
2017 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
2018 vsi->info.pvid = cpu_to_le16(vid);
2019 vsi->info.port_vlan_flags |= I40E_AQ_VSI_PVLAN_INSERT_PVID;
2020 vsi->info.port_vlan_flags |= I40E_AQ_VSI_PVLAN_MODE_UNTAGGED;
2021
2022 ctxt.seid = vsi->seid;
2023 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
dcae29be
JB		 2024 aq_ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
2025 if (aq_ret) {
41c445ff
JB		 2026 dev_info(&vsi->back->pdev->dev,
2027 "%s: update vsi failed, aq_err=%d\n",
2028 __func__, vsi->back->hw.aq.asq_last_status);
dcae29be 2029 return -ENOENT;
41c445ff
JB		 2030 }
2031
dcae29be 2032 return 0;
41c445ff
JB		 2033}
2034
2035/**
2036 * i40e_vsi_remove_pvid - Remove the pvid from the VSI
2037 * @vsi: the vsi being adjusted
2038 *
2039 * Just use the vlan_rx_register() service to put it back to normal
2040 **/
2041void i40e_vsi_remove_pvid(struct i40e_vsi *vsi)
2042{
2043 vsi->info.pvid = 0;
2044 i40e_vlan_rx_register(vsi->netdev, vsi->netdev->features);
2045}
2046
2047/**
2048 * i40e_vsi_setup_tx_resources - Allocate VSI Tx queue resources
2049 * @vsi: ptr to the VSI
2050 *
2051 * If this function returns with an error, then it's possible one or
2052 * more of the rings is populated (while the rest are not). It is the
2053 * callers duty to clean those orphaned rings.
2054 *
2055 * Return 0 on success, negative on failure
2056 **/
2057static int i40e_vsi_setup_tx_resources(struct i40e_vsi *vsi)
2058{
2059 int i, err = 0;
2060
2061 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2062 err = i40e_setup_tx_descriptors(vsi->tx_rings[i]);
41c445ff
JB		 2063
2064 return err;
2065}
2066
2067/**
2068 * i40e_vsi_free_tx_resources - Free Tx resources for VSI queues
2069 * @vsi: ptr to the VSI
2070 *
2071 * Free VSI's transmit software resources
2072 **/
2073static void i40e_vsi_free_tx_resources(struct i40e_vsi *vsi)
2074{
2075 int i;
2076
2077 for (i = 0; i < vsi->num_queue_pairs; i++)
9f65e15b
AD		 2078 if (vsi->tx_rings[i]->desc)
2079 i40e_free_tx_resources(vsi->tx_rings[i]);
41c445ff
JB		 2080}
2081
2082/**
2083 * i40e_vsi_setup_rx_resources - Allocate VSI queues Rx resources
2084 * @vsi: ptr to the VSI
2085 *
2086 * If this function returns with an error, then it's possible one or
2087 * more of the rings is populated (while the rest are not). It is the
2088 * callers duty to clean those orphaned rings.
2089 *
2090 * Return 0 on success, negative on failure
2091 **/
2092static int i40e_vsi_setup_rx_resources(struct i40e_vsi *vsi)
2093{
2094 int i, err = 0;
2095
2096 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2097 err = i40e_setup_rx_descriptors(vsi->rx_rings[i]);
41c445ff
JB		 2098 return err;
2099}
2100
2101/**
2102 * i40e_vsi_free_rx_resources - Free Rx Resources for VSI queues
2103 * @vsi: ptr to the VSI
2104 *
2105 * Free all receive software resources
2106 **/
2107static void i40e_vsi_free_rx_resources(struct i40e_vsi *vsi)
2108{
2109 int i;
2110
2111 for (i = 0; i < vsi->num_queue_pairs; i++)
9f65e15b
AD		 2112 if (vsi->rx_rings[i]->desc)
2113 i40e_free_rx_resources(vsi->rx_rings[i]);
41c445ff
JB		 2114}
2115
2116/**
2117 * i40e_configure_tx_ring - Configure a transmit ring context and rest
2118 * @ring: The Tx ring to configure
2119 *
2120 * Configure the Tx descriptor ring in the HMC context.
2121 **/
2122static int i40e_configure_tx_ring(struct i40e_ring *ring)
2123{
2124 struct i40e_vsi *vsi = ring->vsi;
2125 u16 pf_q = vsi->base_queue + ring->queue_index;
2126 struct i40e_hw *hw = &vsi->back->hw;
2127 struct i40e_hmc_obj_txq tx_ctx;
2128 i40e_status err = 0;
2129 u32 qtx_ctl = 0;
2130
2131 /* some ATR related tx ring init */
2132 if (vsi->back->flags & I40E_FLAG_FDIR_ATR_ENABLED) {
2133 ring->atr_sample_rate = vsi->back->atr_sample_rate;
2134 ring->atr_count = 0;
2135 } else {
2136 ring->atr_sample_rate = 0;
2137 }
2138
2139 /* initialize XPS */
2140 if (ring->q_vector && ring->netdev &&
2141 !test_and_set_bit(__I40E_TX_XPS_INIT_DONE, &ring->state))
2142 netif_set_xps_queue(ring->netdev,
2143 &ring->q_vector->affinity_mask,
2144 ring->queue_index);
2145
2146 /* clear the context structure first */
2147 memset(&tx_ctx, 0, sizeof(tx_ctx));
2148
2149 tx_ctx.new_context = 1;
2150 tx_ctx.base = (ring->dma / 128);
2151 tx_ctx.qlen = ring->count;
2152 tx_ctx.fd_ena = !!(vsi->back->flags & (I40E_FLAG_FDIR_ENABLED |
2153 I40E_FLAG_FDIR_ATR_ENABLED));
2154
2155 /* As part of VSI creation/update, FW allocates certain
2156 * Tx arbitration queue sets for each TC enabled for
2157 * the VSI. The FW returns the handles to these queue
2158 * sets as part of the response buffer to Add VSI,
2159 * Update VSI, etc. AQ commands. It is expected that
2160 * these queue set handles be associated with the Tx
2161 * queues by the driver as part of the TX queue context
2162 * initialization. This has to be done regardless of
2163 * DCB as by default everything is mapped to TC0.
2164 */
2165 tx_ctx.rdylist = le16_to_cpu(vsi->info.qs_handle[ring->dcb_tc]);
2166 tx_ctx.rdylist_act = 0;
2167
2168 /* clear the context in the HMC */
2169 err = i40e_clear_lan_tx_queue_context(hw, pf_q);
2170 if (err) {
2171 dev_info(&vsi->back->pdev->dev,
2172 "Failed to clear LAN Tx queue context on Tx ring %d (pf_q %d), error: %d\n",
2173 ring->queue_index, pf_q, err);
2174 return -ENOMEM;
2175 }
2176
2177 /* set the context in the HMC */
2178 err = i40e_set_lan_tx_queue_context(hw, pf_q, &tx_ctx);
2179 if (err) {
2180 dev_info(&vsi->back->pdev->dev,
2181 "Failed to set LAN Tx queue context on Tx ring %d (pf_q %d, error: %d\n",
2182 ring->queue_index, pf_q, err);
2183 return -ENOMEM;
2184 }
2185
2186 /* Now associate this queue with this PCI function */
2187 qtx_ctl = I40E_QTX_CTL_PF_QUEUE;
13fd9774
SN		 2188 qtx_ctl |= ((hw->pf_id << I40E_QTX_CTL_PF_INDX_SHIFT) &
2189 I40E_QTX_CTL_PF_INDX_MASK);
41c445ff
JB		 2190 wr32(hw, I40E_QTX_CTL(pf_q), qtx_ctl);
2191 i40e_flush(hw);
2192
2193 clear_bit(__I40E_HANG_CHECK_ARMED, &ring->state);
2194
2195 /* cache tail off for easier writes later */
2196 ring->tail = hw->hw_addr + I40E_QTX_TAIL(pf_q);
2197
2198 return 0;
2199}
2200
2201/**
2202 * i40e_configure_rx_ring - Configure a receive ring context
2203 * @ring: The Rx ring to configure
2204 *
2205 * Configure the Rx descriptor ring in the HMC context.
2206 **/
2207static int i40e_configure_rx_ring(struct i40e_ring *ring)
2208{
2209 struct i40e_vsi *vsi = ring->vsi;
2210 u32 chain_len = vsi->back->hw.func_caps.rx_buf_chain_len;
2211 u16 pf_q = vsi->base_queue + ring->queue_index;
2212 struct i40e_hw *hw = &vsi->back->hw;
2213 struct i40e_hmc_obj_rxq rx_ctx;
2214 i40e_status err = 0;
2215
2216 ring->state = 0;
2217
2218 /* clear the context structure first */
2219 memset(&rx_ctx, 0, sizeof(rx_ctx));
2220
2221 ring->rx_buf_len = vsi->rx_buf_len;
2222 ring->rx_hdr_len = vsi->rx_hdr_len;
2223
2224 rx_ctx.dbuff = ring->rx_buf_len >> I40E_RXQ_CTX_DBUFF_SHIFT;
2225 rx_ctx.hbuff = ring->rx_hdr_len >> I40E_RXQ_CTX_HBUFF_SHIFT;
2226
2227 rx_ctx.base = (ring->dma / 128);
2228 rx_ctx.qlen = ring->count;
2229
2230 if (vsi->back->flags & I40E_FLAG_16BYTE_RX_DESC_ENABLED) {
2231 set_ring_16byte_desc_enabled(ring);
2232 rx_ctx.dsize = 0;
2233 } else {
2234 rx_ctx.dsize = 1;
2235 }
2236
2237 rx_ctx.dtype = vsi->dtype;
2238 if (vsi->dtype) {
2239 set_ring_ps_enabled(ring);
2240 rx_ctx.hsplit_0 = I40E_RX_SPLIT_L2 |
2241 I40E_RX_SPLIT_IP |
2242 I40E_RX_SPLIT_TCP_UDP |
2243 I40E_RX_SPLIT_SCTP;
2244 } else {
2245 rx_ctx.hsplit_0 = 0;
2246 }
2247
2248 rx_ctx.rxmax = min_t(u16, vsi->max_frame,
2249 (chain_len * ring->rx_buf_len));
2250 rx_ctx.tphrdesc_ena = 1;
2251 rx_ctx.tphwdesc_ena = 1;
2252 rx_ctx.tphdata_ena = 1;
2253 rx_ctx.tphhead_ena = 1;
7134f9ce
JB		 2254 if (hw->revision_id == 0)
2255 rx_ctx.lrxqthresh = 0;
2256 else
2257 rx_ctx.lrxqthresh = 2;
41c445ff
JB		 2258 rx_ctx.crcstrip = 1;
2259 rx_ctx.l2tsel = 1;
2260 rx_ctx.showiv = 1;
2261
2262 /* clear the context in the HMC */
2263 err = i40e_clear_lan_rx_queue_context(hw, pf_q);
2264 if (err) {
2265 dev_info(&vsi->back->pdev->dev,
2266 "Failed to clear LAN Rx queue context on Rx ring %d (pf_q %d), error: %d\n",
2267 ring->queue_index, pf_q, err);
2268 return -ENOMEM;
2269 }
2270
2271 /* set the context in the HMC */
2272 err = i40e_set_lan_rx_queue_context(hw, pf_q, &rx_ctx);
2273 if (err) {
2274 dev_info(&vsi->back->pdev->dev,
2275 "Failed to set LAN Rx queue context on Rx ring %d (pf_q %d), error: %d\n",
2276 ring->queue_index, pf_q, err);
2277 return -ENOMEM;
2278 }
2279
2280 /* cache tail for quicker writes, and clear the reg before use */
2281 ring->tail = hw->hw_addr + I40E_QRX_TAIL(pf_q);
2282 writel(0, ring->tail);
2283
2284 i40e_alloc_rx_buffers(ring, I40E_DESC_UNUSED(ring));
2285
2286 return 0;
2287}
2288
2289/**
2290 * i40e_vsi_configure_tx - Configure the VSI for Tx
2291 * @vsi: VSI structure describing this set of rings and resources
2292 *
2293 * Configure the Tx VSI for operation.
2294 **/
2295static int i40e_vsi_configure_tx(struct i40e_vsi *vsi)
2296{
2297 int err = 0;
2298 u16 i;
2299
9f65e15b
AD		 2300 for (i = 0; (i < vsi->num_queue_pairs) && !err; i++)
2301 err = i40e_configure_tx_ring(vsi->tx_rings[i]);
41c445ff
JB		 2302
2303 return err;
2304}
2305
2306/**
2307 * i40e_vsi_configure_rx - Configure the VSI for Rx
2308 * @vsi: the VSI being configured
2309 *
2310 * Configure the Rx VSI for operation.
2311 **/
2312static int i40e_vsi_configure_rx(struct i40e_vsi *vsi)
2313{
2314 int err = 0;
2315 u16 i;
2316
2317 if (vsi->netdev && (vsi->netdev->mtu > ETH_DATA_LEN))
2318 vsi->max_frame = vsi->netdev->mtu + ETH_HLEN
2319 + ETH_FCS_LEN + VLAN_HLEN;
2320 else
2321 vsi->max_frame = I40E_RXBUFFER_2048;
2322
2323 /* figure out correct receive buffer length */
2324 switch (vsi->back->flags & (I40E_FLAG_RX_1BUF_ENABLED |
2325 I40E_FLAG_RX_PS_ENABLED)) {
2326 case I40E_FLAG_RX_1BUF_ENABLED:
2327 vsi->rx_hdr_len = 0;
2328 vsi->rx_buf_len = vsi->max_frame;
2329 vsi->dtype = I40E_RX_DTYPE_NO_SPLIT;
2330 break;
2331 case I40E_FLAG_RX_PS_ENABLED:
2332 vsi->rx_hdr_len = I40E_RX_HDR_SIZE;
2333 vsi->rx_buf_len = I40E_RXBUFFER_2048;
2334 vsi->dtype = I40E_RX_DTYPE_HEADER_SPLIT;
2335 break;
2336 default:
2337 vsi->rx_hdr_len = I40E_RX_HDR_SIZE;
2338 vsi->rx_buf_len = I40E_RXBUFFER_2048;
2339 vsi->dtype = I40E_RX_DTYPE_SPLIT_ALWAYS;
2340 break;
2341 }
2342
2343 /* round up for the chip's needs */
2344 vsi->rx_hdr_len = ALIGN(vsi->rx_hdr_len,
2345 (1 << I40E_RXQ_CTX_HBUFF_SHIFT));
2346 vsi->rx_buf_len = ALIGN(vsi->rx_buf_len,
2347 (1 << I40E_RXQ_CTX_DBUFF_SHIFT));
2348
2349 /* set up individual rings */
2350 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2351 err = i40e_configure_rx_ring(vsi->rx_rings[i]);
41c445ff
JB		 2352
2353 return err;
2354}
2355
2356/**
2357 * i40e_vsi_config_dcb_rings - Update rings to reflect DCB TC
2358 * @vsi: ptr to the VSI
2359 **/
2360static void i40e_vsi_config_dcb_rings(struct i40e_vsi *vsi)
2361{
2362 u16 qoffset, qcount;
2363 int i, n;
2364
2365 if (!(vsi->back->flags & I40E_FLAG_DCB_ENABLED))
2366 return;
2367
2368 for (n = 0; n < I40E_MAX_TRAFFIC_CLASS; n++) {
2369 if (!(vsi->tc_config.enabled_tc & (1 << n)))
2370 continue;
2371
2372 qoffset = vsi->tc_config.tc_info[n].qoffset;
2373 qcount = vsi->tc_config.tc_info[n].qcount;
2374 for (i = qoffset; i < (qoffset + qcount); i++) {
9f65e15b
AD		 2375 struct i40e_ring *rx_ring = vsi->rx_rings[i];
2376 struct i40e_ring *tx_ring = vsi->tx_rings[i];
41c445ff
JB		 2377 rx_ring->dcb_tc = n;
2378 tx_ring->dcb_tc = n;
2379 }
2380 }
2381}
2382
2383/**
2384 * i40e_set_vsi_rx_mode - Call set_rx_mode on a VSI
2385 * @vsi: ptr to the VSI
2386 **/
2387static void i40e_set_vsi_rx_mode(struct i40e_vsi *vsi)
2388{
2389 if (vsi->netdev)
2390 i40e_set_rx_mode(vsi->netdev);
2391}
2392
2393/**
2394 * i40e_vsi_configure - Set up the VSI for action
2395 * @vsi: the VSI being configured
2396 **/
2397static int i40e_vsi_configure(struct i40e_vsi *vsi)
2398{
2399 int err;
2400
2401 i40e_set_vsi_rx_mode(vsi);
2402 i40e_restore_vlan(vsi);
2403 i40e_vsi_config_dcb_rings(vsi);
2404 err = i40e_vsi_configure_tx(vsi);
2405 if (!err)
2406 err = i40e_vsi_configure_rx(vsi);
2407
2408 return err;
2409}
2410
2411/**
2412 * i40e_vsi_configure_msix - MSIX mode Interrupt Config in the HW
2413 * @vsi: the VSI being configured
2414 **/
2415static void i40e_vsi_configure_msix(struct i40e_vsi *vsi)
2416{
2417 struct i40e_pf *pf = vsi->back;
2418 struct i40e_q_vector *q_vector;
2419 struct i40e_hw *hw = &pf->hw;
2420 u16 vector;
2421 int i, q;
2422 u32 val;
2423 u32 qp;
2424
2425 /* The interrupt indexing is offset by 1 in the PFINT_ITRn
2426 * and PFINT_LNKLSTn registers, e.g.:
2427 * PFINT_ITRn[0..n-1] gets msix-1..msix-n (qpair interrupts)
2428 */
2429 qp = vsi->base_queue;
2430 vector = vsi->base_vector;
493fb300
AD		 2431 for (i = 0; i < vsi->num_q_vectors; i++, vector++) {
2432 q_vector = vsi->q_vectors[i];
41c445ff
JB		 2433 q_vector->rx.itr = ITR_TO_REG(vsi->rx_itr_setting);
2434 q_vector->rx.latency_range = I40E_LOW_LATENCY;
2435 wr32(hw, I40E_PFINT_ITRN(I40E_RX_ITR, vector - 1),
2436 q_vector->rx.itr);
2437 q_vector->tx.itr = ITR_TO_REG(vsi->tx_itr_setting);
2438 q_vector->tx.latency_range = I40E_LOW_LATENCY;
2439 wr32(hw, I40E_PFINT_ITRN(I40E_TX_ITR, vector - 1),
2440 q_vector->tx.itr);
2441
2442 /* Linked list for the queuepairs assigned to this vector */
2443 wr32(hw, I40E_PFINT_LNKLSTN(vector - 1), qp);
2444 for (q = 0; q < q_vector->num_ringpairs; q++) {
2445 val = I40E_QINT_RQCTL_CAUSE_ENA_MASK |
2446 (I40E_RX_ITR << I40E_QINT_RQCTL_ITR_INDX_SHIFT) |
2447 (vector << I40E_QINT_RQCTL_MSIX_INDX_SHIFT) |
2448 (qp << I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT)|
2449 (I40E_QUEUE_TYPE_TX
2450 << I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT);
2451
2452 wr32(hw, I40E_QINT_RQCTL(qp), val);
2453
2454 val = I40E_QINT_TQCTL_CAUSE_ENA_MASK |
2455 (I40E_TX_ITR << I40E_QINT_TQCTL_ITR_INDX_SHIFT) |
2456 (vector << I40E_QINT_TQCTL_MSIX_INDX_SHIFT) |
2457 ((qp+1) << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT)|
2458 (I40E_QUEUE_TYPE_RX
2459 << I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT);
2460
2461 /* Terminate the linked list */
2462 if (q == (q_vector->num_ringpairs - 1))
2463 val |= (I40E_QUEUE_END_OF_LIST
2464 << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT);
2465
2466 wr32(hw, I40E_QINT_TQCTL(qp), val);
2467 qp++;
2468 }
2469 }
2470
2471 i40e_flush(hw);
2472}
2473
2474/**
2475 * i40e_enable_misc_int_causes - enable the non-queue interrupts
2476 * @hw: ptr to the hardware info
2477 **/
2478static void i40e_enable_misc_int_causes(struct i40e_hw *hw)
2479{
2480 u32 val;
2481
2482 /* clear things first */
2483 wr32(hw, I40E_PFINT_ICR0_ENA, 0); /* disable all */
2484 rd32(hw, I40E_PFINT_ICR0); /* read to clear */
2485
2486 val = I40E_PFINT_ICR0_ENA_ECC_ERR_MASK |
2487 I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK |
2488 I40E_PFINT_ICR0_ENA_GRST_MASK |
2489 I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_MASK |
2490 I40E_PFINT_ICR0_ENA_GPIO_MASK |
2491 I40E_PFINT_ICR0_ENA_STORM_DETECT_MASK |
2492 I40E_PFINT_ICR0_ENA_HMC_ERR_MASK |
2493 I40E_PFINT_ICR0_ENA_VFLR_MASK |
2494 I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
2495
2496 wr32(hw, I40E_PFINT_ICR0_ENA, val);
2497
2498 /* SW_ITR_IDX = 0, but don't change INTENA */
84ed40e7
ASJ		 2499 wr32(hw, I40E_PFINT_DYN_CTL0, I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK |
2500 I40E_PFINT_DYN_CTL0_INTENA_MSK_MASK);
41c445ff
JB		 2501
2502 /* OTHER_ITR_IDX = 0 */
2503 wr32(hw, I40E_PFINT_STAT_CTL0, 0);
2504}
2505
2506/**
2507 * i40e_configure_msi_and_legacy - Legacy mode interrupt config in the HW
2508 * @vsi: the VSI being configured
2509 **/
2510static void i40e_configure_msi_and_legacy(struct i40e_vsi *vsi)
2511{
493fb300 2512 struct i40e_q_vector *q_vector = vsi->q_vectors[0];
41c445ff
JB		 2513 struct i40e_pf *pf = vsi->back;
2514 struct i40e_hw *hw = &pf->hw;
2515 u32 val;
2516
2517 /* set the ITR configuration */
2518 q_vector->rx.itr = ITR_TO_REG(vsi->rx_itr_setting);
2519 q_vector->rx.latency_range = I40E_LOW_LATENCY;
2520 wr32(hw, I40E_PFINT_ITR0(I40E_RX_ITR), q_vector->rx.itr);
2521 q_vector->tx.itr = ITR_TO_REG(vsi->tx_itr_setting);
2522 q_vector->tx.latency_range = I40E_LOW_LATENCY;
2523 wr32(hw, I40E_PFINT_ITR0(I40E_TX_ITR), q_vector->tx.itr);
2524
2525 i40e_enable_misc_int_causes(hw);
2526
2527 /* FIRSTQ_INDX = 0, FIRSTQ_TYPE = 0 (rx) */
2528 wr32(hw, I40E_PFINT_LNKLST0, 0);
2529
2530 /* Associate the queue pair to the vector and enable the q int */
2531 val = I40E_QINT_RQCTL_CAUSE_ENA_MASK |
2532 (I40E_RX_ITR << I40E_QINT_RQCTL_ITR_INDX_SHIFT) |
2533 (I40E_QUEUE_TYPE_TX << I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT);
2534
2535 wr32(hw, I40E_QINT_RQCTL(0), val);
2536
2537 val = I40E_QINT_TQCTL_CAUSE_ENA_MASK |
2538 (I40E_TX_ITR << I40E_QINT_TQCTL_ITR_INDX_SHIFT) |
2539 (I40E_QUEUE_END_OF_LIST << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT);
2540
2541 wr32(hw, I40E_QINT_TQCTL(0), val);
2542 i40e_flush(hw);
2543}
2544
2ef28cfb
MW		 2545/**
2546 * i40e_irq_dynamic_disable_icr0 - Disable default interrupt generation for icr0
2547 * @pf: board private structure
2548 **/
2549void i40e_irq_dynamic_disable_icr0(struct i40e_pf *pf)
2550{
2551 struct i40e_hw *hw = &pf->hw;
2552
2553 wr32(hw, I40E_PFINT_DYN_CTL0,
2554 I40E_ITR_NONE << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT);
2555 i40e_flush(hw);
2556}
2557
41c445ff
JB		 2558/**
2559 * i40e_irq_dynamic_enable_icr0 - Enable default interrupt generation for icr0
2560 * @pf: board private structure
2561 **/
116a57d4 2562void i40e_irq_dynamic_enable_icr0(struct i40e_pf *pf)
41c445ff
JB		 2563{
2564 struct i40e_hw *hw = &pf->hw;
2565 u32 val;
2566
2567 val = I40E_PFINT_DYN_CTL0_INTENA_MASK |
2568 I40E_PFINT_DYN_CTL0_CLEARPBA_MASK |
2569 (I40E_ITR_NONE << I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT);
2570
2571 wr32(hw, I40E_PFINT_DYN_CTL0, val);
2572 i40e_flush(hw);
2573}
2574
2575/**
2576 * i40e_irq_dynamic_enable - Enable default interrupt generation settings
2577 * @vsi: pointer to a vsi
2578 * @vector: enable a particular Hw Interrupt vector
2579 **/
2580void i40e_irq_dynamic_enable(struct i40e_vsi *vsi, int vector)
2581{
2582 struct i40e_pf *pf = vsi->back;
2583 struct i40e_hw *hw = &pf->hw;
2584 u32 val;
2585
2586 val = I40E_PFINT_DYN_CTLN_INTENA_MASK |
2587 I40E_PFINT_DYN_CTLN_CLEARPBA_MASK |
2588 (I40E_ITR_NONE << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT);
2589 wr32(hw, I40E_PFINT_DYN_CTLN(vector - 1), val);
1022cb6c 2590 /* skip the flush */
41c445ff
JB		 2591}
2592
2593/**
2594 * i40e_msix_clean_rings - MSIX mode Interrupt Handler
2595 * @irq: interrupt number
2596 * @data: pointer to a q_vector
2597 **/
2598static irqreturn_t i40e_msix_clean_rings(int irq, void *data)
2599{
2600 struct i40e_q_vector *q_vector = data;
2601
cd0b6fa6 2602 if (!q_vector->tx.ring && !q_vector->rx.ring)
41c445ff
JB		 2603 return IRQ_HANDLED;
2604
2605 napi_schedule(&q_vector->napi);
2606
2607 return IRQ_HANDLED;
2608}
2609
2610/**
2611 * i40e_fdir_clean_rings - Interrupt Handler for FDIR rings
2612 * @irq: interrupt number
2613 * @data: pointer to a q_vector
2614 **/
2615static irqreturn_t i40e_fdir_clean_rings(int irq, void *data)
2616{
2617 struct i40e_q_vector *q_vector = data;
2618
cd0b6fa6 2619 if (!q_vector->tx.ring && !q_vector->rx.ring)
41c445ff
JB		 2620 return IRQ_HANDLED;
2621
2622 pr_info("fdir ring cleaning needed\n");
2623
2624 return IRQ_HANDLED;
2625}
2626
2627/**
2628 * i40e_vsi_request_irq_msix - Initialize MSI-X interrupts
2629 * @vsi: the VSI being configured
2630 * @basename: name for the vector
2631 *
2632 * Allocates MSI-X vectors and requests interrupts from the kernel.
2633 **/
2634static int i40e_vsi_request_irq_msix(struct i40e_vsi *vsi, char *basename)
2635{
2636 int q_vectors = vsi->num_q_vectors;
2637 struct i40e_pf *pf = vsi->back;
2638 int base = vsi->base_vector;
2639 int rx_int_idx = 0;
2640 int tx_int_idx = 0;
2641 int vector, err;
2642
2643 for (vector = 0; vector < q_vectors; vector++) {
493fb300 2644 struct i40e_q_vector *q_vector = vsi->q_vectors[vector];
41c445ff 2645
cd0b6fa6 2646 if (q_vector->tx.ring && q_vector->rx.ring) {
41c445ff
JB		 2647 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
2648 "%s-%s-%d", basename, "TxRx", rx_int_idx++);
2649 tx_int_idx++;
cd0b6fa6 2650 } else if (q_vector->rx.ring) {
41c445ff
JB		 2651 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
2652 "%s-%s-%d", basename, "rx", rx_int_idx++);
cd0b6fa6 2653 } else if (q_vector->tx.ring) {
41c445ff
JB		 2654 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
2655 "%s-%s-%d", basename, "tx", tx_int_idx++);
2656 } else {
2657 /* skip this unused q_vector */
2658 continue;
2659 }
2660 err = request_irq(pf->msix_entries[base + vector].vector,
2661 vsi->irq_handler,
2662 0,
2663 q_vector->name,
2664 q_vector);
2665 if (err) {
2666 dev_info(&pf->pdev->dev,
2667 "%s: request_irq failed, error: %d\n",
2668 __func__, err);
2669 goto free_queue_irqs;
2670 }
2671 /* assign the mask for this irq */
2672 irq_set_affinity_hint(pf->msix_entries[base + vector].vector,
2673 &q_vector->affinity_mask);
2674 }
2675
2676 return 0;
2677
2678free_queue_irqs:
2679 while (vector) {
2680 vector--;
2681 irq_set_affinity_hint(pf->msix_entries[base + vector].vector,
2682 NULL);
2683 free_irq(pf->msix_entries[base + vector].vector,
2684 &(vsi->q_vectors[vector]));
2685 }
2686 return err;
2687}
2688
2689/**
2690 * i40e_vsi_disable_irq - Mask off queue interrupt generation on the VSI
2691 * @vsi: the VSI being un-configured
2692 **/
2693static void i40e_vsi_disable_irq(struct i40e_vsi *vsi)
2694{
2695 struct i40e_pf *pf = vsi->back;
2696 struct i40e_hw *hw = &pf->hw;
2697 int base = vsi->base_vector;
2698 int i;
2699
2700 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 2701 wr32(hw, I40E_QINT_TQCTL(vsi->tx_rings[i]->reg_idx), 0);
2702 wr32(hw, I40E_QINT_RQCTL(vsi->rx_rings[i]->reg_idx), 0);
41c445ff
JB		 2703 }
2704
2705 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
2706 for (i = vsi->base_vector;
2707 i < (vsi->num_q_vectors + vsi->base_vector); i++)
2708 wr32(hw, I40E_PFINT_DYN_CTLN(i - 1), 0);
2709
2710 i40e_flush(hw);
2711 for (i = 0; i < vsi->num_q_vectors; i++)
2712 synchronize_irq(pf->msix_entries[i + base].vector);
2713 } else {
2714 /* Legacy and MSI mode - this stops all interrupt handling */
2715 wr32(hw, I40E_PFINT_ICR0_ENA, 0);
2716 wr32(hw, I40E_PFINT_DYN_CTL0, 0);
2717 i40e_flush(hw);
2718 synchronize_irq(pf->pdev->irq);
2719 }
2720}
2721
2722/**
2723 * i40e_vsi_enable_irq - Enable IRQ for the given VSI
2724 * @vsi: the VSI being configured
2725 **/
2726static int i40e_vsi_enable_irq(struct i40e_vsi *vsi)
2727{
2728 struct i40e_pf *pf = vsi->back;
2729 int i;
2730
2731 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
2732 for (i = vsi->base_vector;
2733 i < (vsi->num_q_vectors + vsi->base_vector); i++)
2734 i40e_irq_dynamic_enable(vsi, i);
2735 } else {
2736 i40e_irq_dynamic_enable_icr0(pf);
2737 }
2738
1022cb6c 2739 i40e_flush(&pf->hw);
41c445ff
JB		 2740 return 0;
2741}
2742
2743/**
2744 * i40e_stop_misc_vector - Stop the vector that handles non-queue events
2745 * @pf: board private structure
2746 **/
2747static void i40e_stop_misc_vector(struct i40e_pf *pf)
2748{
2749 /* Disable ICR 0 */
2750 wr32(&pf->hw, I40E_PFINT_ICR0_ENA, 0);
2751 i40e_flush(&pf->hw);
2752}
2753
2754/**
2755 * i40e_intr - MSI/Legacy and non-queue interrupt handler
2756 * @irq: interrupt number
2757 * @data: pointer to a q_vector
2758 *
2759 * This is the handler used for all MSI/Legacy interrupts, and deals
2760 * with both queue and non-queue interrupts. This is also used in
2761 * MSIX mode to handle the non-queue interrupts.
2762 **/
2763static irqreturn_t i40e_intr(int irq, void *data)
2764{
2765 struct i40e_pf *pf = (struct i40e_pf *)data;
2766 struct i40e_hw *hw = &pf->hw;
2767 u32 icr0, icr0_remaining;
2768 u32 val, ena_mask;
2769
2770 icr0 = rd32(hw, I40E_PFINT_ICR0);
2771
41c445ff
JB		 2772 val = rd32(hw, I40E_PFINT_DYN_CTL0);
2773 val = val | I40E_PFINT_DYN_CTL0_CLEARPBA_MASK;
2774 wr32(hw, I40E_PFINT_DYN_CTL0, val);
2775
116a57d4
SN		 2776 /* if sharing a legacy IRQ, we might get called w/o an intr pending */
2777 if ((icr0 & I40E_PFINT_ICR0_INTEVENT_MASK) == 0)
2778 return IRQ_NONE;
2779
41c445ff
JB		 2780 ena_mask = rd32(hw, I40E_PFINT_ICR0_ENA);
2781
cd92e72f
SN		 2782 /* if interrupt but no bits showing, must be SWINT */
2783 if (((icr0 & ~I40E_PFINT_ICR0_INTEVENT_MASK) == 0) ||
2784 (icr0 & I40E_PFINT_ICR0_SWINT_MASK))
2785 pf->sw_int_count++;
2786
41c445ff
JB		 2787 /* only q0 is used in MSI/Legacy mode, and none are used in MSIX */
2788 if (icr0 & I40E_PFINT_ICR0_QUEUE_0_MASK) {
2789
2790 /* temporarily disable queue cause for NAPI processing */
2791 u32 qval = rd32(hw, I40E_QINT_RQCTL(0));
2792 qval &= ~I40E_QINT_RQCTL_CAUSE_ENA_MASK;
2793 wr32(hw, I40E_QINT_RQCTL(0), qval);
2794
2795 qval = rd32(hw, I40E_QINT_TQCTL(0));
2796 qval &= ~I40E_QINT_TQCTL_CAUSE_ENA_MASK;
2797 wr32(hw, I40E_QINT_TQCTL(0), qval);
41c445ff
JB		 2798
2799 if (!test_bit(__I40E_DOWN, &pf->state))
493fb300 2800 napi_schedule(&pf->vsi[pf->lan_vsi]->q_vectors[0]->napi);
41c445ff
JB		 2801 }
2802
2803 if (icr0 & I40E_PFINT_ICR0_ADMINQ_MASK) {
2804 ena_mask &= ~I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
2805 set_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state);
2806 }
2807
2808 if (icr0 & I40E_PFINT_ICR0_MAL_DETECT_MASK) {
2809 ena_mask &= ~I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK;
2810 set_bit(__I40E_MDD_EVENT_PENDING, &pf->state);
2811 }
2812
2813 if (icr0 & I40E_PFINT_ICR0_VFLR_MASK) {
2814 ena_mask &= ~I40E_PFINT_ICR0_ENA_VFLR_MASK;
2815 set_bit(__I40E_VFLR_EVENT_PENDING, &pf->state);
2816 }
2817
2818 if (icr0 & I40E_PFINT_ICR0_GRST_MASK) {
2819 if (!test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state))
2820 set_bit(__I40E_RESET_INTR_RECEIVED, &pf->state);
2821 ena_mask &= ~I40E_PFINT_ICR0_ENA_GRST_MASK;
2822 val = rd32(hw, I40E_GLGEN_RSTAT);
2823 val = (val & I40E_GLGEN_RSTAT_RESET_TYPE_MASK)
2824 >> I40E_GLGEN_RSTAT_RESET_TYPE_SHIFT;
d52cf0a9 2825 if (val == I40E_RESET_CORER)
41c445ff 2826 pf->corer_count++;
d52cf0a9 2827 else if (val == I40E_RESET_GLOBR)
41c445ff 2828 pf->globr_count++;
d52cf0a9 2829 else if (val == I40E_RESET_EMPR)
41c445ff
JB		 2830 pf->empr_count++;
2831 }
2832
9c010ee0
ASJ		 2833 if (icr0 & I40E_PFINT_ICR0_HMC_ERR_MASK) {
2834 icr0 &= ~I40E_PFINT_ICR0_HMC_ERR_MASK;
2835 dev_info(&pf->pdev->dev, "HMC error interrupt\n");
2836 }
2837
41c445ff
JB		 2838 /* If a critical error is pending we have no choice but to reset the
2839 * device.
2840 * Report and mask out any remaining unexpected interrupts.
2841 */
2842 icr0_remaining = icr0 & ena_mask;
2843 if (icr0_remaining) {
2844 dev_info(&pf->pdev->dev, "unhandled interrupt icr0=0x%08x\n",
2845 icr0_remaining);
9c010ee0 2846 if ((icr0_remaining & I40E_PFINT_ICR0_PE_CRITERR_MASK) ||
41c445ff
JB		 2847 (icr0_remaining & I40E_PFINT_ICR0_PCI_EXCEPTION_MASK) ||
2848 (icr0_remaining & I40E_PFINT_ICR0_ECC_ERR_MASK) ||
2849 (icr0_remaining & I40E_PFINT_ICR0_MAL_DETECT_MASK)) {
9c010ee0
ASJ		 2850 dev_info(&pf->pdev->dev, "device will be reset\n");
2851 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
2852 i40e_service_event_schedule(pf);
41c445ff
JB		 2853 }
2854 ena_mask &= ~icr0_remaining;
2855 }
2856
2857 /* re-enable interrupt causes */
2858 wr32(hw, I40E_PFINT_ICR0_ENA, ena_mask);
41c445ff
JB		 2859 if (!test_bit(__I40E_DOWN, &pf->state)) {
2860 i40e_service_event_schedule(pf);
2861 i40e_irq_dynamic_enable_icr0(pf);
2862 }
2863
2864 return IRQ_HANDLED;
2865}
2866
2867/**
cd0b6fa6 2868 * i40e_map_vector_to_qp - Assigns the queue pair to the vector
41c445ff
JB		 2869 * @vsi: the VSI being configured
2870 * @v_idx: vector index
cd0b6fa6 2871 * @qp_idx: queue pair index
41c445ff 2872 **/
cd0b6fa6 2873static void map_vector_to_qp(struct i40e_vsi *vsi, int v_idx, int qp_idx)
41c445ff 2874{
493fb300 2875 struct i40e_q_vector *q_vector = vsi->q_vectors[v_idx];
9f65e15b
AD		 2876 struct i40e_ring *tx_ring = vsi->tx_rings[qp_idx];
2877 struct i40e_ring *rx_ring = vsi->rx_rings[qp_idx];
41c445ff
JB		 2878
2879 tx_ring->q_vector = q_vector;
cd0b6fa6
AD		 2880 tx_ring->next = q_vector->tx.ring;
2881 q_vector->tx.ring = tx_ring;
41c445ff 2882 q_vector->tx.count++;
cd0b6fa6
AD		 2883
2884 rx_ring->q_vector = q_vector;
2885 rx_ring->next = q_vector->rx.ring;
2886 q_vector->rx.ring = rx_ring;
2887 q_vector->rx.count++;
41c445ff
JB		 2888}
2889
2890/**
2891 * i40e_vsi_map_rings_to_vectors - Maps descriptor rings to vectors
2892 * @vsi: the VSI being configured
2893 *
2894 * This function maps descriptor rings to the queue-specific vectors
2895 * we were allotted through the MSI-X enabling code. Ideally, we'd have
2896 * one vector per queue pair, but on a constrained vector budget, we
2897 * group the queue pairs as "efficiently" as possible.
2898 **/
2899static void i40e_vsi_map_rings_to_vectors(struct i40e_vsi *vsi)
2900{
2901 int qp_remaining = vsi->num_queue_pairs;
2902 int q_vectors = vsi->num_q_vectors;
cd0b6fa6 2903 int num_ringpairs;
41c445ff
JB		 2904 int v_start = 0;
2905 int qp_idx = 0;
2906
2907 /* If we don't have enough vectors for a 1-to-1 mapping, we'll have to
2908 * group them so there are multiple queues per vector.
2909 */
2910 for (; v_start < q_vectors && qp_remaining; v_start++) {
cd0b6fa6
AD		 2911 struct i40e_q_vector *q_vector = vsi->q_vectors[v_start];
2912
2913 num_ringpairs = DIV_ROUND_UP(qp_remaining, q_vectors - v_start);
2914
2915 q_vector->num_ringpairs = num_ringpairs;
2916
2917 q_vector->rx.count = 0;
2918 q_vector->tx.count = 0;
2919 q_vector->rx.ring = NULL;
2920 q_vector->tx.ring = NULL;
2921
2922 while (num_ringpairs--) {
2923 map_vector_to_qp(vsi, v_start, qp_idx);
2924 qp_idx++;
2925 qp_remaining--;
41c445ff
JB		 2926 }
2927 }
2928}
2929
2930/**
2931 * i40e_vsi_request_irq - Request IRQ from the OS
2932 * @vsi: the VSI being configured
2933 * @basename: name for the vector
2934 **/
2935static int i40e_vsi_request_irq(struct i40e_vsi *vsi, char *basename)
2936{
2937 struct i40e_pf *pf = vsi->back;
2938 int err;
2939
2940 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
2941 err = i40e_vsi_request_irq_msix(vsi, basename);
2942 else if (pf->flags & I40E_FLAG_MSI_ENABLED)
2943 err = request_irq(pf->pdev->irq, i40e_intr, 0,
2944 pf->misc_int_name, pf);
2945 else
2946 err = request_irq(pf->pdev->irq, i40e_intr, IRQF_SHARED,
2947 pf->misc_int_name, pf);
2948
2949 if (err)
2950 dev_info(&pf->pdev->dev, "request_irq failed, Error %d\n", err);
2951
2952 return err;
2953}
2954
2955#ifdef CONFIG_NET_POLL_CONTROLLER
2956/**
2957 * i40e_netpoll - A Polling 'interrupt'handler
2958 * @netdev: network interface device structure
2959 *
2960 * This is used by netconsole to send skbs without having to re-enable
2961 * interrupts. It's not called while the normal interrupt routine is executing.
2962 **/
2963static void i40e_netpoll(struct net_device *netdev)
2964{
2965 struct i40e_netdev_priv *np = netdev_priv(netdev);
2966 struct i40e_vsi *vsi = np->vsi;
2967 struct i40e_pf *pf = vsi->back;
2968 int i;
2969
2970 /* if interface is down do nothing */
2971 if (test_bit(__I40E_DOWN, &vsi->state))
2972 return;
2973
2974 pf->flags |= I40E_FLAG_IN_NETPOLL;
2975 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
2976 for (i = 0; i < vsi->num_q_vectors; i++)
493fb300 2977 i40e_msix_clean_rings(0, vsi->q_vectors[i]);
41c445ff
JB		 2978 } else {
2979 i40e_intr(pf->pdev->irq, netdev);
2980 }
2981 pf->flags &= ~I40E_FLAG_IN_NETPOLL;
2982}
2983#endif
2984
2985/**
2986 * i40e_vsi_control_tx - Start or stop a VSI's rings
2987 * @vsi: the VSI being configured
2988 * @enable: start or stop the rings
2989 **/
2990static int i40e_vsi_control_tx(struct i40e_vsi *vsi, bool enable)
2991{
2992 struct i40e_pf *pf = vsi->back;
2993 struct i40e_hw *hw = &pf->hw;
2994 int i, j, pf_q;
2995 u32 tx_reg;
2996
2997 pf_q = vsi->base_queue;
2998 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
2999 j = 1000;
3000 do {
3001 usleep_range(1000, 2000);
3002 tx_reg = rd32(hw, I40E_QTX_ENA(pf_q));
3003 } while (j-- && ((tx_reg >> I40E_QTX_ENA_QENA_REQ_SHIFT)
3004 ^ (tx_reg >> I40E_QTX_ENA_QENA_STAT_SHIFT)) & 1);
3005
fda972f6
MW		 3006 /* Skip if the queue is already in the requested state */
3007 if (enable && (tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3008 continue;
3009 if (!enable && !(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3010 continue;
41c445ff
JB		 3011
3012 /* turn on/off the queue */
3013 if (enable)
3014 tx_reg |= I40E_QTX_ENA_QENA_REQ_MASK |
3015 I40E_QTX_ENA_QENA_STAT_MASK;
3016 else
3017 tx_reg &= ~I40E_QTX_ENA_QENA_REQ_MASK;
3018
3019 wr32(hw, I40E_QTX_ENA(pf_q), tx_reg);
3020
3021 /* wait for the change to finish */
3022 for (j = 0; j < 10; j++) {
3023 tx_reg = rd32(hw, I40E_QTX_ENA(pf_q));
3024 if (enable) {
3025 if ((tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3026 break;
3027 } else {
3028 if (!(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3029 break;
3030 }
3031
3032 udelay(10);
3033 }
3034 if (j >= 10) {
3035 dev_info(&pf->pdev->dev, "Tx ring %d %sable timeout\n",
3036 pf_q, (enable ? "en" : "dis"));
3037 return -ETIMEDOUT;
3038 }
3039 }
3040
7134f9ce
JB		 3041 if (hw->revision_id == 0)
3042 mdelay(50);
3043
41c445ff
JB		 3044 return 0;
3045}
3046
3047/**
3048 * i40e_vsi_control_rx - Start or stop a VSI's rings
3049 * @vsi: the VSI being configured
3050 * @enable: start or stop the rings
3051 **/
3052static int i40e_vsi_control_rx(struct i40e_vsi *vsi, bool enable)
3053{
3054 struct i40e_pf *pf = vsi->back;
3055 struct i40e_hw *hw = &pf->hw;
3056 int i, j, pf_q;
3057 u32 rx_reg;
3058
3059 pf_q = vsi->base_queue;
3060 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
3061 j = 1000;
3062 do {
3063 usleep_range(1000, 2000);
3064 rx_reg = rd32(hw, I40E_QRX_ENA(pf_q));
3065 } while (j-- && ((rx_reg >> I40E_QRX_ENA_QENA_REQ_SHIFT)
3066 ^ (rx_reg >> I40E_QRX_ENA_QENA_STAT_SHIFT)) & 1);
3067
3068 if (enable) {
3069 /* is STAT set ? */
3070 if ((rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3071 continue;
3072 } else {
3073 /* is !STAT set ? */
3074 if (!(rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3075 continue;
3076 }
3077
3078 /* turn on/off the queue */
3079 if (enable)
3080 rx_reg |= I40E_QRX_ENA_QENA_REQ_MASK |
3081 I40E_QRX_ENA_QENA_STAT_MASK;
3082 else
3083 rx_reg &= ~(I40E_QRX_ENA_QENA_REQ_MASK |
3084 I40E_QRX_ENA_QENA_STAT_MASK);
3085 wr32(hw, I40E_QRX_ENA(pf_q), rx_reg);
3086
3087 /* wait for the change to finish */
3088 for (j = 0; j < 10; j++) {
3089 rx_reg = rd32(hw, I40E_QRX_ENA(pf_q));
3090
3091 if (enable) {
3092 if ((rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3093 break;
3094 } else {
3095 if (!(rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3096 break;
3097 }
3098
3099 udelay(10);
3100 }
3101 if (j >= 10) {
3102 dev_info(&pf->pdev->dev, "Rx ring %d %sable timeout\n",
3103 pf_q, (enable ? "en" : "dis"));
3104 return -ETIMEDOUT;
3105 }
3106 }
3107
3108 return 0;
3109}
3110
3111/**
3112 * i40e_vsi_control_rings - Start or stop a VSI's rings
3113 * @vsi: the VSI being configured
3114 * @enable: start or stop the rings
3115 **/
fc18eaa0 3116int i40e_vsi_control_rings(struct i40e_vsi *vsi, bool request)
41c445ff
JB		 3117{
3118 int ret;
3119
3120 /* do rx first for enable and last for disable */
3121 if (request) {
3122 ret = i40e_vsi_control_rx(vsi, request);
3123 if (ret)
3124 return ret;
3125 ret = i40e_vsi_control_tx(vsi, request);
3126 } else {
3127 ret = i40e_vsi_control_tx(vsi, request);
3128 if (ret)
3129 return ret;
3130 ret = i40e_vsi_control_rx(vsi, request);
3131 }
3132
3133 return ret;
3134}
3135
3136/**
3137 * i40e_vsi_free_irq - Free the irq association with the OS
3138 * @vsi: the VSI being configured
3139 **/
3140static void i40e_vsi_free_irq(struct i40e_vsi *vsi)
3141{
3142 struct i40e_pf *pf = vsi->back;
3143 struct i40e_hw *hw = &pf->hw;
3144 int base = vsi->base_vector;
3145 u32 val, qp;
3146 int i;
3147
3148 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3149 if (!vsi->q_vectors)
3150 return;
3151
3152 for (i = 0; i < vsi->num_q_vectors; i++) {
3153 u16 vector = i + base;
3154
3155 /* free only the irqs that were actually requested */
493fb300 3156 if (vsi->q_vectors[i]->num_ringpairs == 0)
41c445ff
JB		 3157 continue;
3158
3159 /* clear the affinity_mask in the IRQ descriptor */
3160 irq_set_affinity_hint(pf->msix_entries[vector].vector,
3161 NULL);
3162 free_irq(pf->msix_entries[vector].vector,
493fb300 3163 vsi->q_vectors[i]);
41c445ff
JB		 3164
3165 /* Tear down the interrupt queue link list
3166 *
3167 * We know that they come in pairs and always
3168 * the Rx first, then the Tx. To clear the
3169 * link list, stick the EOL value into the
3170 * next_q field of the registers.
3171 */
3172 val = rd32(hw, I40E_PFINT_LNKLSTN(vector - 1));
3173 qp = (val & I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK)
3174 >> I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3175 val |= I40E_QUEUE_END_OF_LIST
3176 << I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3177 wr32(hw, I40E_PFINT_LNKLSTN(vector - 1), val);
3178
3179 while (qp != I40E_QUEUE_END_OF_LIST) {
3180 u32 next;
3181
3182 val = rd32(hw, I40E_QINT_RQCTL(qp));
3183
3184 val &= ~(I40E_QINT_RQCTL_MSIX_INDX_MASK |
3185 I40E_QINT_RQCTL_MSIX0_INDX_MASK |
3186 I40E_QINT_RQCTL_CAUSE_ENA_MASK |
3187 I40E_QINT_RQCTL_INTEVENT_MASK);
3188
3189 val |= (I40E_QINT_RQCTL_ITR_INDX_MASK |
3190 I40E_QINT_RQCTL_NEXTQ_INDX_MASK);
3191
3192 wr32(hw, I40E_QINT_RQCTL(qp), val);
3193
3194 val = rd32(hw, I40E_QINT_TQCTL(qp));
3195
3196 next = (val & I40E_QINT_TQCTL_NEXTQ_INDX_MASK)
3197 >> I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT;
3198
3199 val &= ~(I40E_QINT_TQCTL_MSIX_INDX_MASK |
3200 I40E_QINT_TQCTL_MSIX0_INDX_MASK |
3201 I40E_QINT_TQCTL_CAUSE_ENA_MASK |
3202 I40E_QINT_TQCTL_INTEVENT_MASK);
3203
3204 val |= (I40E_QINT_TQCTL_ITR_INDX_MASK |
3205 I40E_QINT_TQCTL_NEXTQ_INDX_MASK);
3206
3207 wr32(hw, I40E_QINT_TQCTL(qp), val);
3208 qp = next;
3209 }
3210 }
3211 } else {
3212 free_irq(pf->pdev->irq, pf);
3213
3214 val = rd32(hw, I40E_PFINT_LNKLST0);
3215 qp = (val & I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK)
3216 >> I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3217 val |= I40E_QUEUE_END_OF_LIST
3218 << I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT;
3219 wr32(hw, I40E_PFINT_LNKLST0, val);
3220
3221 val = rd32(hw, I40E_QINT_RQCTL(qp));
3222 val &= ~(I40E_QINT_RQCTL_MSIX_INDX_MASK |
3223 I40E_QINT_RQCTL_MSIX0_INDX_MASK |
3224 I40E_QINT_RQCTL_CAUSE_ENA_MASK |
3225 I40E_QINT_RQCTL_INTEVENT_MASK);
3226
3227 val |= (I40E_QINT_RQCTL_ITR_INDX_MASK |
3228 I40E_QINT_RQCTL_NEXTQ_INDX_MASK);
3229
3230 wr32(hw, I40E_QINT_RQCTL(qp), val);
3231
3232 val = rd32(hw, I40E_QINT_TQCTL(qp));
3233
3234 val &= ~(I40E_QINT_TQCTL_MSIX_INDX_MASK |
3235 I40E_QINT_TQCTL_MSIX0_INDX_MASK |
3236 I40E_QINT_TQCTL_CAUSE_ENA_MASK |
3237 I40E_QINT_TQCTL_INTEVENT_MASK);
3238
3239 val |= (I40E_QINT_TQCTL_ITR_INDX_MASK |
3240 I40E_QINT_TQCTL_NEXTQ_INDX_MASK);
3241
3242 wr32(hw, I40E_QINT_TQCTL(qp), val);
3243 }
3244}
3245
493fb300
AD		 3246/**
3247 * i40e_free_q_vector - Free memory allocated for specific interrupt vector
3248 * @vsi: the VSI being configured
3249 * @v_idx: Index of vector to be freed
3250 *
3251 * This function frees the memory allocated to the q_vector. In addition if
3252 * NAPI is enabled it will delete any references to the NAPI struct prior
3253 * to freeing the q_vector.
3254 **/
3255static void i40e_free_q_vector(struct i40e_vsi *vsi, int v_idx)
3256{
3257 struct i40e_q_vector *q_vector = vsi->q_vectors[v_idx];
cd0b6fa6 3258 struct i40e_ring *ring;
493fb300
AD		 3259
3260 if (!q_vector)
3261 return;
3262
3263 /* disassociate q_vector from rings */
cd0b6fa6
AD		 3264 i40e_for_each_ring(ring, q_vector->tx)
3265 ring->q_vector = NULL;
3266
3267 i40e_for_each_ring(ring, q_vector->rx)
3268 ring->q_vector = NULL;
493fb300
AD		 3269
3270 /* only VSI w/ an associated netdev is set up w/ NAPI */
3271 if (vsi->netdev)
3272 netif_napi_del(&q_vector->napi);
3273
3274 vsi->q_vectors[v_idx] = NULL;
3275
3276 kfree_rcu(q_vector, rcu);
3277}
3278
41c445ff
JB		 3279/**
3280 * i40e_vsi_free_q_vectors - Free memory allocated for interrupt vectors
3281 * @vsi: the VSI being un-configured
3282 *
3283 * This frees the memory allocated to the q_vectors and
3284 * deletes references to the NAPI struct.
3285 **/
3286static void i40e_vsi_free_q_vectors(struct i40e_vsi *vsi)
3287{
3288 int v_idx;
3289
493fb300
AD		 3290 for (v_idx = 0; v_idx < vsi->num_q_vectors; v_idx++)
3291 i40e_free_q_vector(vsi, v_idx);
41c445ff
JB		 3292}
3293
3294/**
3295 * i40e_reset_interrupt_capability - Disable interrupt setup in OS
3296 * @pf: board private structure
3297 **/
3298static void i40e_reset_interrupt_capability(struct i40e_pf *pf)
3299{
3300 /* If we're in Legacy mode, the interrupt was cleaned in vsi_close */
3301 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3302 pci_disable_msix(pf->pdev);
3303 kfree(pf->msix_entries);
3304 pf->msix_entries = NULL;
3305 } else if (pf->flags & I40E_FLAG_MSI_ENABLED) {
3306 pci_disable_msi(pf->pdev);
3307 }
3308 pf->flags &= ~(I40E_FLAG_MSIX_ENABLED | I40E_FLAG_MSI_ENABLED);
3309}
3310
3311/**
3312 * i40e_clear_interrupt_scheme - Clear the current interrupt scheme settings
3313 * @pf: board private structure
3314 *
3315 * We go through and clear interrupt specific resources and reset the structure
3316 * to pre-load conditions
3317 **/
3318static void i40e_clear_interrupt_scheme(struct i40e_pf *pf)
3319{
3320 int i;
3321
3322 i40e_put_lump(pf->irq_pile, 0, I40E_PILE_VALID_BIT-1);
3323 for (i = 0; i < pf->hw.func_caps.num_vsis; i++)
3324 if (pf->vsi[i])
3325 i40e_vsi_free_q_vectors(pf->vsi[i]);
3326 i40e_reset_interrupt_capability(pf);
3327}
3328
3329/**
3330 * i40e_napi_enable_all - Enable NAPI for all q_vectors in the VSI
3331 * @vsi: the VSI being configured
3332 **/
3333static void i40e_napi_enable_all(struct i40e_vsi *vsi)
3334{
3335 int q_idx;
3336
3337 if (!vsi->netdev)
3338 return;
3339
3340 for (q_idx = 0; q_idx < vsi->num_q_vectors; q_idx++)
493fb300 3341 napi_enable(&vsi->q_vectors[q_idx]->napi);
41c445ff
JB		 3342}
3343
3344/**
3345 * i40e_napi_disable_all - Disable NAPI for all q_vectors in the VSI
3346 * @vsi: the VSI being configured
3347 **/
3348static void i40e_napi_disable_all(struct i40e_vsi *vsi)
3349{
3350 int q_idx;
3351
3352 if (!vsi->netdev)
3353 return;
3354
3355 for (q_idx = 0; q_idx < vsi->num_q_vectors; q_idx++)
493fb300 3356 napi_disable(&vsi->q_vectors[q_idx]->napi);
41c445ff
JB		 3357}
3358
3359/**
3360 * i40e_quiesce_vsi - Pause a given VSI
3361 * @vsi: the VSI being paused
3362 **/
3363static void i40e_quiesce_vsi(struct i40e_vsi *vsi)
3364{
3365 if (test_bit(__I40E_DOWN, &vsi->state))
3366 return;
3367
3368 set_bit(__I40E_NEEDS_RESTART, &vsi->state);
3369 if (vsi->netdev && netif_running(vsi->netdev)) {
3370 vsi->netdev->netdev_ops->ndo_stop(vsi->netdev);
3371 } else {
3372 set_bit(__I40E_DOWN, &vsi->state);
3373 i40e_down(vsi);
3374 }
3375}
3376
3377/**
3378 * i40e_unquiesce_vsi - Resume a given VSI
3379 * @vsi: the VSI being resumed
3380 **/
3381static void i40e_unquiesce_vsi(struct i40e_vsi *vsi)
3382{
3383 if (!test_bit(__I40E_NEEDS_RESTART, &vsi->state))
3384 return;
3385
3386 clear_bit(__I40E_NEEDS_RESTART, &vsi->state);
3387 if (vsi->netdev && netif_running(vsi->netdev))
3388 vsi->netdev->netdev_ops->ndo_open(vsi->netdev);
3389 else
3390 i40e_up(vsi); /* this clears the DOWN bit */
3391}
3392
3393/**
3394 * i40e_pf_quiesce_all_vsi - Pause all VSIs on a PF
3395 * @pf: the PF
3396 **/
3397static void i40e_pf_quiesce_all_vsi(struct i40e_pf *pf)
3398{
3399 int v;
3400
3401 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
3402 if (pf->vsi[v])
3403 i40e_quiesce_vsi(pf->vsi[v]);
3404 }
3405}
3406
3407/**
3408 * i40e_pf_unquiesce_all_vsi - Resume all VSIs on a PF
3409 * @pf: the PF
3410 **/
3411static void i40e_pf_unquiesce_all_vsi(struct i40e_pf *pf)
3412{
3413 int v;
3414
3415 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
3416 if (pf->vsi[v])
3417 i40e_unquiesce_vsi(pf->vsi[v]);
3418 }
3419}
3420
3421/**
3422 * i40e_dcb_get_num_tc - Get the number of TCs from DCBx config
3423 * @dcbcfg: the corresponding DCBx configuration structure
3424 *
3425 * Return the number of TCs from given DCBx configuration
3426 **/
3427static u8 i40e_dcb_get_num_tc(struct i40e_dcbx_config *dcbcfg)
3428{
078b5876
JB		 3429 u8 num_tc = 0;
3430 int i;
41c445ff
JB		 3431
3432 /* Scan the ETS Config Priority Table to find
3433 * traffic class enabled for a given priority
3434 * and use the traffic class index to get the
3435 * number of traffic classes enabled
3436 */
3437 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
3438 if (dcbcfg->etscfg.prioritytable[i] > num_tc)
3439 num_tc = dcbcfg->etscfg.prioritytable[i];
3440 }
3441
3442 /* Traffic class index starts from zero so
3443 * increment to return the actual count
3444 */
078b5876 3445 return num_tc + 1;
41c445ff
JB		 3446}
3447
3448/**
3449 * i40e_dcb_get_enabled_tc - Get enabled traffic classes
3450 * @dcbcfg: the corresponding DCBx configuration structure
3451 *
3452 * Query the current DCB configuration and return the number of
3453 * traffic classes enabled from the given DCBX config
3454 **/
3455static u8 i40e_dcb_get_enabled_tc(struct i40e_dcbx_config *dcbcfg)
3456{
3457 u8 num_tc = i40e_dcb_get_num_tc(dcbcfg);
3458 u8 enabled_tc = 1;
3459 u8 i;
3460
3461 for (i = 0; i < num_tc; i++)
3462 enabled_tc |= 1 << i;
3463
3464 return enabled_tc;
3465}
3466
3467/**
3468 * i40e_pf_get_num_tc - Get enabled traffic classes for PF
3469 * @pf: PF being queried
3470 *
3471 * Return number of traffic classes enabled for the given PF
3472 **/
3473static u8 i40e_pf_get_num_tc(struct i40e_pf *pf)
3474{
3475 struct i40e_hw *hw = &pf->hw;
3476 u8 i, enabled_tc;
3477 u8 num_tc = 0;
3478 struct i40e_dcbx_config *dcbcfg = &hw->local_dcbx_config;
3479
3480 /* If DCB is not enabled then always in single TC */
3481 if (!(pf->flags & I40E_FLAG_DCB_ENABLED))
3482 return 1;
3483
3484 /* MFP mode return count of enabled TCs for this PF */
3485 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
3486 enabled_tc = pf->hw.func_caps.enabled_tcmap;
3487 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3488 if (enabled_tc & (1 << i))
3489 num_tc++;
3490 }
3491 return num_tc;
3492 }
3493
3494 /* SFP mode will be enabled for all TCs on port */
3495 return i40e_dcb_get_num_tc(dcbcfg);
3496}
3497
3498/**
3499 * i40e_pf_get_default_tc - Get bitmap for first enabled TC
3500 * @pf: PF being queried
3501 *
3502 * Return a bitmap for first enabled traffic class for this PF.
3503 **/
3504static u8 i40e_pf_get_default_tc(struct i40e_pf *pf)
3505{
3506 u8 enabled_tc = pf->hw.func_caps.enabled_tcmap;
3507 u8 i = 0;
3508
3509 if (!enabled_tc)
3510 return 0x1; /* TC0 */
3511
3512 /* Find the first enabled TC */
3513 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3514 if (enabled_tc & (1 << i))
3515 break;
3516 }
3517
3518 return 1 << i;
3519}
3520
3521/**
3522 * i40e_pf_get_pf_tc_map - Get bitmap for enabled traffic classes
3523 * @pf: PF being queried
3524 *
3525 * Return a bitmap for enabled traffic classes for this PF.
3526 **/
3527static u8 i40e_pf_get_tc_map(struct i40e_pf *pf)
3528{
3529 /* If DCB is not enabled for this PF then just return default TC */
3530 if (!(pf->flags & I40E_FLAG_DCB_ENABLED))
3531 return i40e_pf_get_default_tc(pf);
3532
3533 /* MFP mode will have enabled TCs set by FW */
3534 if (pf->flags & I40E_FLAG_MFP_ENABLED)
3535 return pf->hw.func_caps.enabled_tcmap;
3536
3537 /* SFP mode we want PF to be enabled for all TCs */
3538 return i40e_dcb_get_enabled_tc(&pf->hw.local_dcbx_config);
3539}
3540
3541/**
3542 * i40e_vsi_get_bw_info - Query VSI BW Information
3543 * @vsi: the VSI being queried
3544 *
3545 * Returns 0 on success, negative value on failure
3546 **/
3547static int i40e_vsi_get_bw_info(struct i40e_vsi *vsi)
3548{
3549 struct i40e_aqc_query_vsi_ets_sla_config_resp bw_ets_config = {0};
3550 struct i40e_aqc_query_vsi_bw_config_resp bw_config = {0};
3551 struct i40e_pf *pf = vsi->back;
3552 struct i40e_hw *hw = &pf->hw;
dcae29be 3553 i40e_status aq_ret;
41c445ff 3554 u32 tc_bw_max;
41c445ff
JB		 3555 int i;
3556
3557 /* Get the VSI level BW configuration */
dcae29be
JB		 3558 aq_ret = i40e_aq_query_vsi_bw_config(hw, vsi->seid, &bw_config, NULL);
3559 if (aq_ret) {
41c445ff
JB		 3560 dev_info(&pf->pdev->dev,
3561 "couldn't get pf vsi bw config, err %d, aq_err %d\n",
dcae29be
JB		 3562 aq_ret, pf->hw.aq.asq_last_status);
3563 return -EINVAL;
41c445ff
JB		 3564 }
3565
3566 /* Get the VSI level BW configuration per TC */
dcae29be
JB		 3567 aq_ret = i40e_aq_query_vsi_ets_sla_config(hw, vsi->seid, &bw_ets_config,
3568 NULL);
3569 if (aq_ret) {
41c445ff
JB		 3570 dev_info(&pf->pdev->dev,
3571 "couldn't get pf vsi ets bw config, err %d, aq_err %d\n",
dcae29be
JB		 3572 aq_ret, pf->hw.aq.asq_last_status);
3573 return -EINVAL;
41c445ff
JB		 3574 }
3575
3576 if (bw_config.tc_valid_bits != bw_ets_config.tc_valid_bits) {
3577 dev_info(&pf->pdev->dev,
3578 "Enabled TCs mismatch from querying VSI BW info 0x%08x 0x%08x\n",
3579 bw_config.tc_valid_bits,
3580 bw_ets_config.tc_valid_bits);
3581 /* Still continuing */
3582 }
3583
3584 vsi->bw_limit = le16_to_cpu(bw_config.port_bw_limit);
3585 vsi->bw_max_quanta = bw_config.max_bw;
3586 tc_bw_max = le16_to_cpu(bw_ets_config.tc_bw_max[0]) |
3587 (le16_to_cpu(bw_ets_config.tc_bw_max[1]) << 16);
3588 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3589 vsi->bw_ets_share_credits[i] = bw_ets_config.share_credits[i];
3590 vsi->bw_ets_limit_credits[i] =
3591 le16_to_cpu(bw_ets_config.credits[i]);
3592 /* 3 bits out of 4 for each TC */
3593 vsi->bw_ets_max_quanta[i] = (u8)((tc_bw_max >> (i*4)) & 0x7);
3594 }
078b5876 3595
dcae29be 3596 return 0;
41c445ff
JB		 3597}
3598
3599/**
3600 * i40e_vsi_configure_bw_alloc - Configure VSI BW allocation per TC
3601 * @vsi: the VSI being configured
3602 * @enabled_tc: TC bitmap
3603 * @bw_credits: BW shared credits per TC
3604 *
3605 * Returns 0 on success, negative value on failure
3606 **/
dcae29be 3607static int i40e_vsi_configure_bw_alloc(struct i40e_vsi *vsi, u8 enabled_tc,
41c445ff
JB		 3608 u8 *bw_share)
3609{
3610 struct i40e_aqc_configure_vsi_tc_bw_data bw_data;
dcae29be
JB		 3611 i40e_status aq_ret;
3612 int i;
41c445ff
JB		 3613
3614 bw_data.tc_valid_bits = enabled_tc;
3615 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
3616 bw_data.tc_bw_credits[i] = bw_share[i];
3617
dcae29be
JB		 3618 aq_ret = i40e_aq_config_vsi_tc_bw(&vsi->back->hw, vsi->seid, &bw_data,
3619 NULL);
3620 if (aq_ret) {
41c445ff
JB		 3621 dev_info(&vsi->back->pdev->dev,
3622 "%s: AQ command Config VSI BW allocation per TC failed = %d\n",
3623 __func__, vsi->back->hw.aq.asq_last_status);
dcae29be 3624 return -EINVAL;
41c445ff
JB		 3625 }
3626
3627 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
3628 vsi->info.qs_handle[i] = bw_data.qs_handles[i];
3629
dcae29be 3630 return 0;
41c445ff
JB		 3631}
3632
3633/**
3634 * i40e_vsi_config_netdev_tc - Setup the netdev TC configuration
3635 * @vsi: the VSI being configured
3636 * @enabled_tc: TC map to be enabled
3637 *
3638 **/
3639static void i40e_vsi_config_netdev_tc(struct i40e_vsi *vsi, u8 enabled_tc)
3640{
3641 struct net_device *netdev = vsi->netdev;
3642 struct i40e_pf *pf = vsi->back;
3643 struct i40e_hw *hw = &pf->hw;
3644 u8 netdev_tc = 0;
3645 int i;
3646 struct i40e_dcbx_config *dcbcfg = &hw->local_dcbx_config;
3647
3648 if (!netdev)
3649 return;
3650
3651 if (!enabled_tc) {
3652 netdev_reset_tc(netdev);
3653 return;
3654 }
3655
3656 /* Set up actual enabled TCs on the VSI */
3657 if (netdev_set_num_tc(netdev, vsi->tc_config.numtc))
3658 return;
3659
3660 /* set per TC queues for the VSI */
3661 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3662 /* Only set TC queues for enabled tcs
3663 *
3664 * e.g. For a VSI that has TC0 and TC3 enabled the
3665 * enabled_tc bitmap would be 0x00001001; the driver
3666 * will set the numtc for netdev as 2 that will be
3667 * referenced by the netdev layer as TC 0 and 1.
3668 */
3669 if (vsi->tc_config.enabled_tc & (1 << i))
3670 netdev_set_tc_queue(netdev,
3671 vsi->tc_config.tc_info[i].netdev_tc,
3672 vsi->tc_config.tc_info[i].qcount,
3673 vsi->tc_config.tc_info[i].qoffset);
3674 }
3675
3676 /* Assign UP2TC map for the VSI */
3677 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
3678 /* Get the actual TC# for the UP */
3679 u8 ets_tc = dcbcfg->etscfg.prioritytable[i];
3680 /* Get the mapped netdev TC# for the UP */
3681 netdev_tc = vsi->tc_config.tc_info[ets_tc].netdev_tc;
3682 netdev_set_prio_tc_map(netdev, i, netdev_tc);
3683 }
3684}
3685
3686/**
3687 * i40e_vsi_update_queue_map - Update our copy of VSi info with new queue map
3688 * @vsi: the VSI being configured
3689 * @ctxt: the ctxt buffer returned from AQ VSI update param command
3690 **/
3691static void i40e_vsi_update_queue_map(struct i40e_vsi *vsi,
3692 struct i40e_vsi_context *ctxt)
3693{
3694 /* copy just the sections touched not the entire info
3695 * since not all sections are valid as returned by
3696 * update vsi params
3697 */
3698 vsi->info.mapping_flags = ctxt->info.mapping_flags;
3699 memcpy(&vsi->info.queue_mapping,
3700 &ctxt->info.queue_mapping, sizeof(vsi->info.queue_mapping));
3701 memcpy(&vsi->info.tc_mapping, ctxt->info.tc_mapping,
3702 sizeof(vsi->info.tc_mapping));
3703}
3704
3705/**
3706 * i40e_vsi_config_tc - Configure VSI Tx Scheduler for given TC map
3707 * @vsi: VSI to be configured
3708 * @enabled_tc: TC bitmap
3709 *
3710 * This configures a particular VSI for TCs that are mapped to the
3711 * given TC bitmap. It uses default bandwidth share for TCs across
3712 * VSIs to configure TC for a particular VSI.
3713 *
3714 * NOTE:
3715 * It is expected that the VSI queues have been quisced before calling
3716 * this function.
3717 **/
3718static int i40e_vsi_config_tc(struct i40e_vsi *vsi, u8 enabled_tc)
3719{
3720 u8 bw_share[I40E_MAX_TRAFFIC_CLASS] = {0};
3721 struct i40e_vsi_context ctxt;
3722 int ret = 0;
3723 int i;
3724
3725 /* Check if enabled_tc is same as existing or new TCs */
3726 if (vsi->tc_config.enabled_tc == enabled_tc)
3727 return ret;
3728
3729 /* Enable ETS TCs with equal BW Share for now across all VSIs */
3730 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3731 if (enabled_tc & (1 << i))
3732 bw_share[i] = 1;
3733 }
3734
3735 ret = i40e_vsi_configure_bw_alloc(vsi, enabled_tc, bw_share);
3736 if (ret) {
3737 dev_info(&vsi->back->pdev->dev,
3738 "Failed configuring TC map %d for VSI %d\n",
3739 enabled_tc, vsi->seid);
3740 goto out;
3741 }
3742
3743 /* Update Queue Pairs Mapping for currently enabled UPs */
3744 ctxt.seid = vsi->seid;
3745 ctxt.pf_num = vsi->back->hw.pf_id;
3746 ctxt.vf_num = 0;
3747 ctxt.uplink_seid = vsi->uplink_seid;
3748 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
3749 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, false);
3750
3751 /* Update the VSI after updating the VSI queue-mapping information */
3752 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
3753 if (ret) {
3754 dev_info(&vsi->back->pdev->dev,
3755 "update vsi failed, aq_err=%d\n",
3756 vsi->back->hw.aq.asq_last_status);
3757 goto out;
3758 }
3759 /* update the local VSI info with updated queue map */
3760 i40e_vsi_update_queue_map(vsi, &ctxt);
3761 vsi->info.valid_sections = 0;
3762
3763 /* Update current VSI BW information */
3764 ret = i40e_vsi_get_bw_info(vsi);
3765 if (ret) {
3766 dev_info(&vsi->back->pdev->dev,
3767 "Failed updating vsi bw info, aq_err=%d\n",
3768 vsi->back->hw.aq.asq_last_status);
3769 goto out;
3770 }
3771
3772 /* Update the netdev TC setup */
3773 i40e_vsi_config_netdev_tc(vsi, enabled_tc);
3774out:
3775 return ret;
3776}
3777
3778/**
3779 * i40e_up_complete - Finish the last steps of bringing up a connection
3780 * @vsi: the VSI being configured
3781 **/
3782static int i40e_up_complete(struct i40e_vsi *vsi)
3783{
3784 struct i40e_pf *pf = vsi->back;
3785 int err;
3786
3787 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
3788 i40e_vsi_configure_msix(vsi);
3789 else
3790 i40e_configure_msi_and_legacy(vsi);
3791
3792 /* start rings */
3793 err = i40e_vsi_control_rings(vsi, true);
3794 if (err)
3795 return err;
3796
3797 clear_bit(__I40E_DOWN, &vsi->state);
3798 i40e_napi_enable_all(vsi);
3799 i40e_vsi_enable_irq(vsi);
3800
3801 if ((pf->hw.phy.link_info.link_info & I40E_AQ_LINK_UP) &&
3802 (vsi->netdev)) {
6d779b41 3803 netdev_info(vsi->netdev, "NIC Link is Up\n");
41c445ff
JB		 3804 netif_tx_start_all_queues(vsi->netdev);
3805 netif_carrier_on(vsi->netdev);
6d779b41
AS		 3806 } else if (vsi->netdev) {
3807 netdev_info(vsi->netdev, "NIC Link is Down\n");
41c445ff
JB		 3808 }
3809 i40e_service_event_schedule(pf);
3810
3811 return 0;
3812}
3813
3814/**
3815 * i40e_vsi_reinit_locked - Reset the VSI
3816 * @vsi: the VSI being configured
3817 *
3818 * Rebuild the ring structs after some configuration
3819 * has changed, e.g. MTU size.
3820 **/
3821static void i40e_vsi_reinit_locked(struct i40e_vsi *vsi)
3822{
3823 struct i40e_pf *pf = vsi->back;
3824
3825 WARN_ON(in_interrupt());
3826 while (test_and_set_bit(__I40E_CONFIG_BUSY, &pf->state))
3827 usleep_range(1000, 2000);
3828 i40e_down(vsi);
3829
3830 /* Give a VF some time to respond to the reset. The
3831 * two second wait is based upon the watchdog cycle in
3832 * the VF driver.
3833 */
3834 if (vsi->type == I40E_VSI_SRIOV)
3835 msleep(2000);
3836 i40e_up(vsi);
3837 clear_bit(__I40E_CONFIG_BUSY, &pf->state);
3838}
3839
3840/**
3841 * i40e_up - Bring the connection back up after being down
3842 * @vsi: the VSI being configured
3843 **/
3844int i40e_up(struct i40e_vsi *vsi)
3845{
3846 int err;
3847
3848 err = i40e_vsi_configure(vsi);
3849 if (!err)
3850 err = i40e_up_complete(vsi);
3851
3852 return err;
3853}
3854
3855/**
3856 * i40e_down - Shutdown the connection processing
3857 * @vsi: the VSI being stopped
3858 **/
3859void i40e_down(struct i40e_vsi *vsi)
3860{
3861 int i;
3862
3863 /* It is assumed that the caller of this function
3864 * sets the vsi->state __I40E_DOWN bit.
3865 */
3866 if (vsi->netdev) {
3867 netif_carrier_off(vsi->netdev);
3868 netif_tx_disable(vsi->netdev);
3869 }
3870 i40e_vsi_disable_irq(vsi);
3871 i40e_vsi_control_rings(vsi, false);
3872 i40e_napi_disable_all(vsi);
3873
3874 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 3875 i40e_clean_tx_ring(vsi->tx_rings[i]);
3876 i40e_clean_rx_ring(vsi->rx_rings[i]);
41c445ff
JB		 3877 }
3878}
3879
3880/**
3881 * i40e_setup_tc - configure multiple traffic classes
3882 * @netdev: net device to configure
3883 * @tc: number of traffic classes to enable
3884 **/
3885static int i40e_setup_tc(struct net_device *netdev, u8 tc)
3886{
3887 struct i40e_netdev_priv *np = netdev_priv(netdev);
3888 struct i40e_vsi *vsi = np->vsi;
3889 struct i40e_pf *pf = vsi->back;
3890 u8 enabled_tc = 0;
3891 int ret = -EINVAL;
3892 int i;
3893
3894 /* Check if DCB enabled to continue */
3895 if (!(pf->flags & I40E_FLAG_DCB_ENABLED)) {
3896 netdev_info(netdev, "DCB is not enabled for adapter\n");
3897 goto exit;
3898 }
3899
3900 /* Check if MFP enabled */
3901 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
3902 netdev_info(netdev, "Configuring TC not supported in MFP mode\n");
3903 goto exit;
3904 }
3905
3906 /* Check whether tc count is within enabled limit */
3907 if (tc > i40e_pf_get_num_tc(pf)) {
3908 netdev_info(netdev, "TC count greater than enabled on link for adapter\n");
3909 goto exit;
3910 }
3911
3912 /* Generate TC map for number of tc requested */
3913 for (i = 0; i < tc; i++)
3914 enabled_tc |= (1 << i);
3915
3916 /* Requesting same TC configuration as already enabled */
3917 if (enabled_tc == vsi->tc_config.enabled_tc)
3918 return 0;
3919
3920 /* Quiesce VSI queues */
3921 i40e_quiesce_vsi(vsi);
3922
3923 /* Configure VSI for enabled TCs */
3924 ret = i40e_vsi_config_tc(vsi, enabled_tc);
3925 if (ret) {
3926 netdev_info(netdev, "Failed configuring TC for VSI seid=%d\n",
3927 vsi->seid);
3928 goto exit;
3929 }
3930
3931 /* Unquiesce VSI */
3932 i40e_unquiesce_vsi(vsi);
3933
3934exit:
3935 return ret;
3936}
3937
3938/**
3939 * i40e_open - Called when a network interface is made active
3940 * @netdev: network interface device structure
3941 *
3942 * The open entry point is called when a network interface is made
3943 * active by the system (IFF_UP). At this point all resources needed
3944 * for transmit and receive operations are allocated, the interrupt
3945 * handler is registered with the OS, the netdev watchdog subtask is
3946 * enabled, and the stack is notified that the interface is ready.
3947 *
3948 * Returns 0 on success, negative value on failure
3949 **/
3950static int i40e_open(struct net_device *netdev)
3951{
3952 struct i40e_netdev_priv *np = netdev_priv(netdev);
3953 struct i40e_vsi *vsi = np->vsi;
3954 struct i40e_pf *pf = vsi->back;
3955 char int_name[IFNAMSIZ];
3956 int err;
3957
3958 /* disallow open during test */
3959 if (test_bit(__I40E_TESTING, &pf->state))
3960 return -EBUSY;
3961
3962 netif_carrier_off(netdev);
3963
3964 /* allocate descriptors */
3965 err = i40e_vsi_setup_tx_resources(vsi);
3966 if (err)
3967 goto err_setup_tx;
3968 err = i40e_vsi_setup_rx_resources(vsi);
3969 if (err)
3970 goto err_setup_rx;
3971
3972 err = i40e_vsi_configure(vsi);
3973 if (err)
3974 goto err_setup_rx;
3975
3976 snprintf(int_name, sizeof(int_name) - 1, "%s-%s",
3977 dev_driver_string(&pf->pdev->dev), netdev->name);
3978 err = i40e_vsi_request_irq(vsi, int_name);
3979 if (err)
3980 goto err_setup_rx;
3981
25946ddb
ASJ		 3982 /* Notify the stack of the actual queue counts. */
3983 err = netif_set_real_num_tx_queues(netdev, pf->num_tx_queues);
3984 if (err)
3985 goto err_set_queues;
3986
3987 err = netif_set_real_num_rx_queues(netdev, pf->num_rx_queues);
3988 if (err)
3989 goto err_set_queues;
3990
41c445ff
JB		 3991 err = i40e_up_complete(vsi);
3992 if (err)
3993 goto err_up_complete;
3994
3995 if ((vsi->type == I40E_VSI_MAIN) || (vsi->type == I40E_VSI_VMDQ2)) {
3996 err = i40e_aq_set_vsi_broadcast(&pf->hw, vsi->seid, true, NULL);
3997 if (err)
3998 netdev_info(netdev,
3999 "couldn't set broadcast err %d aq_err %d\n",
4000 err, pf->hw.aq.asq_last_status);
4001 }
a1c9a9d9
JK		 4002#ifdef CONFIG_I40E_VXLAN
4003 vxlan_get_rx_port(netdev);
4004#endif
41c445ff
JB		 4005
4006 return 0;
4007
4008err_up_complete:
4009 i40e_down(vsi);
25946ddb 4010err_set_queues:
41c445ff
JB		 4011 i40e_vsi_free_irq(vsi);
4012err_setup_rx:
4013 i40e_vsi_free_rx_resources(vsi);
4014err_setup_tx:
4015 i40e_vsi_free_tx_resources(vsi);
4016 if (vsi == pf->vsi[pf->lan_vsi])
4017 i40e_do_reset(pf, (1 << __I40E_PF_RESET_REQUESTED));
4018
4019 return err;
4020}
4021
4022/**
4023 * i40e_close - Disables a network interface
4024 * @netdev: network interface device structure
4025 *
4026 * The close entry point is called when an interface is de-activated
4027 * by the OS. The hardware is still under the driver's control, but
4028 * this netdev interface is disabled.
4029 *
4030 * Returns 0, this is not allowed to fail
4031 **/
4032static int i40e_close(struct net_device *netdev)
4033{
4034 struct i40e_netdev_priv *np = netdev_priv(netdev);
4035 struct i40e_vsi *vsi = np->vsi;
4036
4037 if (test_and_set_bit(__I40E_DOWN, &vsi->state))
4038 return 0;
4039
4040 i40e_down(vsi);
4041 i40e_vsi_free_irq(vsi);
4042
4043 i40e_vsi_free_tx_resources(vsi);
4044 i40e_vsi_free_rx_resources(vsi);
4045
4046 return 0;
4047}
4048
4049/**
4050 * i40e_do_reset - Start a PF or Core Reset sequence
4051 * @pf: board private structure
4052 * @reset_flags: which reset is requested
4053 *
4054 * The essential difference in resets is that the PF Reset
4055 * doesn't clear the packet buffers, doesn't reset the PE
4056 * firmware, and doesn't bother the other PFs on the chip.
4057 **/
4058void i40e_do_reset(struct i40e_pf *pf, u32 reset_flags)
4059{
4060 u32 val;
4061
4062 WARN_ON(in_interrupt());
4063
4064 /* do the biggest reset indicated */
4065 if (reset_flags & (1 << __I40E_GLOBAL_RESET_REQUESTED)) {
4066
4067 /* Request a Global Reset
4068 *
4069 * This will start the chip's countdown to the actual full
4070 * chip reset event, and a warning interrupt to be sent
4071 * to all PFs, including the requestor. Our handler
4072 * for the warning interrupt will deal with the shutdown
4073 * and recovery of the switch setup.
4074 */
4075 dev_info(&pf->pdev->dev, "GlobalR requested\n");
4076 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
4077 val |= I40E_GLGEN_RTRIG_GLOBR_MASK;
4078 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
4079
4080 } else if (reset_flags & (1 << __I40E_CORE_RESET_REQUESTED)) {
4081
4082 /* Request a Core Reset
4083 *
4084 * Same as Global Reset, except does *not* include the MAC/PHY
4085 */
4086 dev_info(&pf->pdev->dev, "CoreR requested\n");
4087 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
4088 val |= I40E_GLGEN_RTRIG_CORER_MASK;
4089 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
4090 i40e_flush(&pf->hw);
4091
7823fe34
SN		 4092 } else if (reset_flags & (1 << __I40E_EMP_RESET_REQUESTED)) {
4093
4094 /* Request a Firmware Reset
4095 *
4096 * Same as Global reset, plus restarting the
4097 * embedded firmware engine.
4098 */
4099 /* enable EMP Reset */
4100 val = rd32(&pf->hw, I40E_GLGEN_RSTENA_EMP);
4101 val |= I40E_GLGEN_RSTENA_EMP_EMP_RST_ENA_MASK;
4102 wr32(&pf->hw, I40E_GLGEN_RSTENA_EMP, val);
4103
4104 /* force the reset */
4105 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
4106 val |= I40E_GLGEN_RTRIG_EMPFWR_MASK;
4107 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
4108 i40e_flush(&pf->hw);
4109
41c445ff
JB		 4110 } else if (reset_flags & (1 << __I40E_PF_RESET_REQUESTED)) {
4111
4112 /* Request a PF Reset
4113 *
4114 * Resets only the PF-specific registers
4115 *
4116 * This goes directly to the tear-down and rebuild of
4117 * the switch, since we need to do all the recovery as
4118 * for the Core Reset.
4119 */
4120 dev_info(&pf->pdev->dev, "PFR requested\n");
4121 i40e_handle_reset_warning(pf);
4122
4123 } else if (reset_flags & (1 << __I40E_REINIT_REQUESTED)) {
4124 int v;
4125
4126 /* Find the VSI(s) that requested a re-init */
4127 dev_info(&pf->pdev->dev,
4128 "VSI reinit requested\n");
4129 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
4130 struct i40e_vsi *vsi = pf->vsi[v];
4131 if (vsi != NULL &&
4132 test_bit(__I40E_REINIT_REQUESTED, &vsi->state)) {
4133 i40e_vsi_reinit_locked(pf->vsi[v]);
4134 clear_bit(__I40E_REINIT_REQUESTED, &vsi->state);
4135 }
4136 }
4137
4138 /* no further action needed, so return now */
4139 return;
4140 } else {
4141 dev_info(&pf->pdev->dev,
4142 "bad reset request 0x%08x\n", reset_flags);
4143 return;
4144 }
4145}
4146
23326186
ASJ		 4147/**
4148 * i40e_do_reset_safe - Protected reset path for userland calls.
4149 * @pf: board private structure
4150 * @reset_flags: which reset is requested
4151 *
4152 **/
4153void i40e_do_reset_safe(struct i40e_pf *pf, u32 reset_flags)
4154{
4155 rtnl_lock();
4156 i40e_do_reset(pf, reset_flags);
4157 rtnl_unlock();
4158}
4159
41c445ff
JB		 4160/**
4161 * i40e_handle_lan_overflow_event - Handler for LAN queue overflow event
4162 * @pf: board private structure
4163 * @e: event info posted on ARQ
4164 *
4165 * Handler for LAN Queue Overflow Event generated by the firmware for PF
4166 * and VF queues
4167 **/
4168static void i40e_handle_lan_overflow_event(struct i40e_pf *pf,
4169 struct i40e_arq_event_info *e)
4170{
4171 struct i40e_aqc_lan_overflow *data =
4172 (struct i40e_aqc_lan_overflow *)&e->desc.params.raw;
4173 u32 queue = le32_to_cpu(data->prtdcb_rupto);
4174 u32 qtx_ctl = le32_to_cpu(data->otx_ctl);
4175 struct i40e_hw *hw = &pf->hw;
4176 struct i40e_vf *vf;
4177 u16 vf_id;
4178
4179 dev_info(&pf->pdev->dev, "%s: Rx Queue Number = %d QTX_CTL=0x%08x\n",
4180 __func__, queue, qtx_ctl);
4181
4182 /* Queue belongs to VF, find the VF and issue VF reset */
4183 if (((qtx_ctl & I40E_QTX_CTL_PFVF_Q_MASK)
4184 >> I40E_QTX_CTL_PFVF_Q_SHIFT) == I40E_QTX_CTL_VF_QUEUE) {
4185 vf_id = (u16)((qtx_ctl & I40E_QTX_CTL_VFVM_INDX_MASK)
4186 >> I40E_QTX_CTL_VFVM_INDX_SHIFT);
4187 vf_id -= hw->func_caps.vf_base_id;
4188 vf = &pf->vf[vf_id];
4189 i40e_vc_notify_vf_reset(vf);
4190 /* Allow VF to process pending reset notification */
4191 msleep(20);
4192 i40e_reset_vf(vf, false);
4193 }
4194}
4195
4196/**
4197 * i40e_service_event_complete - Finish up the service event
4198 * @pf: board private structure
4199 **/
4200static void i40e_service_event_complete(struct i40e_pf *pf)
4201{
4202 BUG_ON(!test_bit(__I40E_SERVICE_SCHED, &pf->state));
4203
4204 /* flush memory to make sure state is correct before next watchog */
4205 smp_mb__before_clear_bit();
4206 clear_bit(__I40E_SERVICE_SCHED, &pf->state);
4207}
4208
4209/**
4210 * i40e_fdir_reinit_subtask - Worker thread to reinit FDIR filter table
4211 * @pf: board private structure
4212 **/
4213static void i40e_fdir_reinit_subtask(struct i40e_pf *pf)
4214{
4215 if (!(pf->flags & I40E_FLAG_FDIR_REQUIRES_REINIT))
4216 return;
4217
4218 pf->flags &= ~I40E_FLAG_FDIR_REQUIRES_REINIT;
4219
4220 /* if interface is down do nothing */
4221 if (test_bit(__I40E_DOWN, &pf->state))
4222 return;
4223}
4224
4225/**
4226 * i40e_vsi_link_event - notify VSI of a link event
4227 * @vsi: vsi to be notified
4228 * @link_up: link up or down
4229 **/
4230static void i40e_vsi_link_event(struct i40e_vsi *vsi, bool link_up)
4231{
4232 if (!vsi)
4233 return;
4234
4235 switch (vsi->type) {
4236 case I40E_VSI_MAIN:
4237 if (!vsi->netdev || !vsi->netdev_registered)
4238 break;
4239
4240 if (link_up) {
4241 netif_carrier_on(vsi->netdev);
4242 netif_tx_wake_all_queues(vsi->netdev);
4243 } else {
4244 netif_carrier_off(vsi->netdev);
4245 netif_tx_stop_all_queues(vsi->netdev);
4246 }
4247 break;
4248
4249 case I40E_VSI_SRIOV:
4250 break;
4251
4252 case I40E_VSI_VMDQ2:
4253 case I40E_VSI_CTRL:
4254 case I40E_VSI_MIRROR:
4255 default:
4256 /* there is no notification for other VSIs */
4257 break;
4258 }
4259}
4260
4261/**
4262 * i40e_veb_link_event - notify elements on the veb of a link event
4263 * @veb: veb to be notified
4264 * @link_up: link up or down
4265 **/
4266static void i40e_veb_link_event(struct i40e_veb *veb, bool link_up)
4267{
4268 struct i40e_pf *pf;
4269 int i;
4270
4271 if (!veb || !veb->pf)
4272 return;
4273 pf = veb->pf;
4274
4275 /* depth first... */
4276 for (i = 0; i < I40E_MAX_VEB; i++)
4277 if (pf->veb[i] && (pf->veb[i]->uplink_seid == veb->seid))
4278 i40e_veb_link_event(pf->veb[i], link_up);
4279
4280 /* ... now the local VSIs */
4281 for (i = 0; i < pf->hw.func_caps.num_vsis; i++)
4282 if (pf->vsi[i] && (pf->vsi[i]->uplink_seid == veb->seid))
4283 i40e_vsi_link_event(pf->vsi[i], link_up);
4284}
4285
4286/**
4287 * i40e_link_event - Update netif_carrier status
4288 * @pf: board private structure
4289 **/
4290static void i40e_link_event(struct i40e_pf *pf)
4291{
4292 bool new_link, old_link;
4293
4294 new_link = (pf->hw.phy.link_info.link_info & I40E_AQ_LINK_UP);
4295 old_link = (pf->hw.phy.link_info_old.link_info & I40E_AQ_LINK_UP);
4296
4297 if (new_link == old_link)
4298 return;
4299
6d779b41
AS		 4300 if (!test_bit(__I40E_DOWN, &pf->vsi[pf->lan_vsi]->state))
4301 netdev_info(pf->vsi[pf->lan_vsi]->netdev,
4302 "NIC Link is %s\n", (new_link ? "Up" : "Down"));
41c445ff
JB		 4303
4304 /* Notify the base of the switch tree connected to
4305 * the link. Floating VEBs are not notified.
4306 */
4307 if (pf->lan_veb != I40E_NO_VEB && pf->veb[pf->lan_veb])
4308 i40e_veb_link_event(pf->veb[pf->lan_veb], new_link);
4309 else
4310 i40e_vsi_link_event(pf->vsi[pf->lan_vsi], new_link);
4311
4312 if (pf->vf)
4313 i40e_vc_notify_link_state(pf);
4314}
4315
4316/**
4317 * i40e_check_hang_subtask - Check for hung queues and dropped interrupts
4318 * @pf: board private structure
4319 *
4320 * Set the per-queue flags to request a check for stuck queues in the irq
4321 * clean functions, then force interrupts to be sure the irq clean is called.
4322 **/
4323static void i40e_check_hang_subtask(struct i40e_pf *pf)
4324{
4325 int i, v;
4326
4327 /* If we're down or resetting, just bail */
4328 if (test_bit(__I40E_CONFIG_BUSY, &pf->state))
4329 return;
4330
4331 /* for each VSI/netdev
4332 * for each Tx queue
4333 * set the check flag
4334 * for each q_vector
4335 * force an interrupt
4336 */
4337 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
4338 struct i40e_vsi *vsi = pf->vsi[v];
4339 int armed = 0;
4340
4341 if (!pf->vsi[v] ||
4342 test_bit(__I40E_DOWN, &vsi->state) ||
4343 (vsi->netdev && !netif_carrier_ok(vsi->netdev)))
4344 continue;
4345
4346 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b 4347 set_check_for_tx_hang(vsi->tx_rings[i]);
41c445ff 4348 if (test_bit(__I40E_HANG_CHECK_ARMED,
9f65e15b 4349 &vsi->tx_rings[i]->state))
41c445ff
JB		 4350 armed++;
4351 }
4352
4353 if (armed) {
4354 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED)) {
4355 wr32(&vsi->back->hw, I40E_PFINT_DYN_CTL0,
4356 (I40E_PFINT_DYN_CTL0_INTENA_MASK |
4357 I40E_PFINT_DYN_CTL0_SWINT_TRIG_MASK));
4358 } else {
4359 u16 vec = vsi->base_vector - 1;
4360 u32 val = (I40E_PFINT_DYN_CTLN_INTENA_MASK |
4361 I40E_PFINT_DYN_CTLN_SWINT_TRIG_MASK);
4362 for (i = 0; i < vsi->num_q_vectors; i++, vec++)
4363 wr32(&vsi->back->hw,
4364 I40E_PFINT_DYN_CTLN(vec), val);
4365 }
4366 i40e_flush(&vsi->back->hw);
4367 }
4368 }
4369}
4370
4371/**
4372 * i40e_watchdog_subtask - Check and bring link up
4373 * @pf: board private structure
4374 **/
4375static void i40e_watchdog_subtask(struct i40e_pf *pf)
4376{
4377 int i;
4378
4379 /* if interface is down do nothing */
4380 if (test_bit(__I40E_DOWN, &pf->state) ||
4381 test_bit(__I40E_CONFIG_BUSY, &pf->state))
4382 return;
4383
4384 /* Update the stats for active netdevs so the network stack
4385 * can look at updated numbers whenever it cares to
4386 */
4387 for (i = 0; i < pf->hw.func_caps.num_vsis; i++)
4388 if (pf->vsi[i] && pf->vsi[i]->netdev)
4389 i40e_update_stats(pf->vsi[i]);
4390
4391 /* Update the stats for the active switching components */
4392 for (i = 0; i < I40E_MAX_VEB; i++)
4393 if (pf->veb[i])
4394 i40e_update_veb_stats(pf->veb[i]);
4395}
4396
4397/**
4398 * i40e_reset_subtask - Set up for resetting the device and driver
4399 * @pf: board private structure
4400 **/
4401static void i40e_reset_subtask(struct i40e_pf *pf)
4402{
4403 u32 reset_flags = 0;
4404
23326186 4405 rtnl_lock();
41c445ff
JB		 4406 if (test_bit(__I40E_REINIT_REQUESTED, &pf->state)) {
4407 reset_flags |= (1 << __I40E_REINIT_REQUESTED);
4408 clear_bit(__I40E_REINIT_REQUESTED, &pf->state);
4409 }
4410 if (test_bit(__I40E_PF_RESET_REQUESTED, &pf->state)) {
4411 reset_flags |= (1 << __I40E_PF_RESET_REQUESTED);
4412 clear_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
4413 }
4414 if (test_bit(__I40E_CORE_RESET_REQUESTED, &pf->state)) {
4415 reset_flags |= (1 << __I40E_CORE_RESET_REQUESTED);
4416 clear_bit(__I40E_CORE_RESET_REQUESTED, &pf->state);
4417 }
4418 if (test_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state)) {
4419 reset_flags |= (1 << __I40E_GLOBAL_RESET_REQUESTED);
4420 clear_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state);
4421 }
4422
4423 /* If there's a recovery already waiting, it takes
4424 * precedence before starting a new reset sequence.
4425 */
4426 if (test_bit(__I40E_RESET_INTR_RECEIVED, &pf->state)) {
4427 i40e_handle_reset_warning(pf);
23326186 4428 goto unlock;
41c445ff
JB		 4429 }
4430
4431 /* If we're already down or resetting, just bail */
4432 if (reset_flags &&
4433 !test_bit(__I40E_DOWN, &pf->state) &&
4434 !test_bit(__I40E_CONFIG_BUSY, &pf->state))
4435 i40e_do_reset(pf, reset_flags);
23326186
ASJ		 4436
4437unlock:
4438 rtnl_unlock();
41c445ff
JB		 4439}
4440
4441/**
4442 * i40e_handle_link_event - Handle link event
4443 * @pf: board private structure
4444 * @e: event info posted on ARQ
4445 **/
4446static void i40e_handle_link_event(struct i40e_pf *pf,
4447 struct i40e_arq_event_info *e)
4448{
4449 struct i40e_hw *hw = &pf->hw;
4450 struct i40e_aqc_get_link_status *status =
4451 (struct i40e_aqc_get_link_status *)&e->desc.params.raw;
4452 struct i40e_link_status *hw_link_info = &hw->phy.link_info;
4453
4454 /* save off old link status information */
4455 memcpy(&pf->hw.phy.link_info_old, hw_link_info,
4456 sizeof(pf->hw.phy.link_info_old));
4457
4458 /* update link status */
4459 hw_link_info->phy_type = (enum i40e_aq_phy_type)status->phy_type;
4460 hw_link_info->link_speed = (enum i40e_aq_link_speed)status->link_speed;
4461 hw_link_info->link_info = status->link_info;
4462 hw_link_info->an_info = status->an_info;
4463 hw_link_info->ext_info = status->ext_info;
4464 hw_link_info->lse_enable =
4465 le16_to_cpu(status->command_flags) &
4466 I40E_AQ_LSE_ENABLE;
4467
4468 /* process the event */
4469 i40e_link_event(pf);
4470
4471 /* Do a new status request to re-enable LSE reporting
4472 * and load new status information into the hw struct,
4473 * then see if the status changed while processing the
4474 * initial event.
4475 */
4476 i40e_aq_get_link_info(&pf->hw, true, NULL, NULL);
4477 i40e_link_event(pf);
4478}
4479
4480/**
4481 * i40e_clean_adminq_subtask - Clean the AdminQ rings
4482 * @pf: board private structure
4483 **/
4484static void i40e_clean_adminq_subtask(struct i40e_pf *pf)
4485{
4486 struct i40e_arq_event_info event;
4487 struct i40e_hw *hw = &pf->hw;
4488 u16 pending, i = 0;
4489 i40e_status ret;
4490 u16 opcode;
4491 u32 val;
4492
4493 if (!test_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state))
4494 return;
4495
41c445ff
JB		 4496 event.msg_buf = kzalloc(event.msg_size, GFP_KERNEL);
4497 if (!event.msg_buf)
4498 return;
4499
4500 do {
2f019123 4501 event.msg_size = I40E_MAX_AQ_BUF_SIZE; /* reinit each time */
41c445ff
JB		 4502 ret = i40e_clean_arq_element(hw, &event, &pending);
4503 if (ret == I40E_ERR_ADMIN_QUEUE_NO_WORK) {
4504 dev_info(&pf->pdev->dev, "No ARQ event found\n");
4505 break;
4506 } else if (ret) {
4507 dev_info(&pf->pdev->dev, "ARQ event error %d\n", ret);
4508 break;
4509 }
4510
4511 opcode = le16_to_cpu(event.desc.opcode);
4512 switch (opcode) {
4513
4514 case i40e_aqc_opc_get_link_status:
4515 i40e_handle_link_event(pf, &event);
4516 break;
4517 case i40e_aqc_opc_send_msg_to_pf:
4518 ret = i40e_vc_process_vf_msg(pf,
4519 le16_to_cpu(event.desc.retval),
4520 le32_to_cpu(event.desc.cookie_high),
4521 le32_to_cpu(event.desc.cookie_low),
4522 event.msg_buf,
4523 event.msg_size);
4524 break;
4525 case i40e_aqc_opc_lldp_update_mib:
4526 dev_info(&pf->pdev->dev, "ARQ: Update LLDP MIB event received\n");
4527 break;
4528 case i40e_aqc_opc_event_lan_overflow:
4529 dev_info(&pf->pdev->dev, "ARQ LAN queue overflow event received\n");
4530 i40e_handle_lan_overflow_event(pf, &event);
4531 break;
4532 default:
4533 dev_info(&pf->pdev->dev,
4534 "ARQ Error: Unknown event %d received\n",
4535 event.desc.opcode);
4536 break;
4537 }
4538 } while (pending && (i++ < pf->adminq_work_limit));
4539
4540 clear_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state);
4541 /* re-enable Admin queue interrupt cause */
4542 val = rd32(hw, I40E_PFINT_ICR0_ENA);
4543 val |= I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
4544 wr32(hw, I40E_PFINT_ICR0_ENA, val);
4545 i40e_flush(hw);
4546
4547 kfree(event.msg_buf);
4548}
4549
4550/**
4551 * i40e_reconstitute_veb - rebuild the VEB and anything connected to it
4552 * @veb: pointer to the VEB instance
4553 *
4554 * This is a recursive function that first builds the attached VSIs then
4555 * recurses in to build the next layer of VEB. We track the connections
4556 * through our own index numbers because the seid's from the HW could
4557 * change across the reset.
4558 **/
4559static int i40e_reconstitute_veb(struct i40e_veb *veb)
4560{
4561 struct i40e_vsi *ctl_vsi = NULL;
4562 struct i40e_pf *pf = veb->pf;
4563 int v, veb_idx;
4564 int ret;
4565
4566 /* build VSI that owns this VEB, temporarily attached to base VEB */
4567 for (v = 0; v < pf->hw.func_caps.num_vsis && !ctl_vsi; v++) {
4568 if (pf->vsi[v] &&
4569 pf->vsi[v]->veb_idx == veb->idx &&
4570 pf->vsi[v]->flags & I40E_VSI_FLAG_VEB_OWNER) {
4571 ctl_vsi = pf->vsi[v];
4572 break;
4573 }
4574 }
4575 if (!ctl_vsi) {
4576 dev_info(&pf->pdev->dev,
4577 "missing owner VSI for veb_idx %d\n", veb->idx);
4578 ret = -ENOENT;
4579 goto end_reconstitute;
4580 }
4581 if (ctl_vsi != pf->vsi[pf->lan_vsi])
4582 ctl_vsi->uplink_seid = pf->vsi[pf->lan_vsi]->uplink_seid;
4583 ret = i40e_add_vsi(ctl_vsi);
4584 if (ret) {
4585 dev_info(&pf->pdev->dev,
4586 "rebuild of owner VSI failed: %d\n", ret);
4587 goto end_reconstitute;
4588 }
4589 i40e_vsi_reset_stats(ctl_vsi);
4590
4591 /* create the VEB in the switch and move the VSI onto the VEB */
4592 ret = i40e_add_veb(veb, ctl_vsi);
4593 if (ret)
4594 goto end_reconstitute;
4595
4596 /* create the remaining VSIs attached to this VEB */
4597 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
4598 if (!pf->vsi[v] || pf->vsi[v] == ctl_vsi)
4599 continue;
4600
4601 if (pf->vsi[v]->veb_idx == veb->idx) {
4602 struct i40e_vsi *vsi = pf->vsi[v];
4603 vsi->uplink_seid = veb->seid;
4604 ret = i40e_add_vsi(vsi);
4605 if (ret) {
4606 dev_info(&pf->pdev->dev,
4607 "rebuild of vsi_idx %d failed: %d\n",
4608 v, ret);
4609 goto end_reconstitute;
4610 }
4611 i40e_vsi_reset_stats(vsi);
4612 }
4613 }
4614
4615 /* create any VEBs attached to this VEB - RECURSION */
4616 for (veb_idx = 0; veb_idx < I40E_MAX_VEB; veb_idx++) {
4617 if (pf->veb[veb_idx] && pf->veb[veb_idx]->veb_idx == veb->idx) {
4618 pf->veb[veb_idx]->uplink_seid = veb->seid;
4619 ret = i40e_reconstitute_veb(pf->veb[veb_idx]);
4620 if (ret)
4621 break;
4622 }
4623 }
4624
4625end_reconstitute:
4626 return ret;
4627}
4628
4629/**
4630 * i40e_get_capabilities - get info about the HW
4631 * @pf: the PF struct
4632 **/
4633static int i40e_get_capabilities(struct i40e_pf *pf)
4634{
4635 struct i40e_aqc_list_capabilities_element_resp *cap_buf;
4636 u16 data_size;
4637 int buf_len;
4638 int err;
4639
4640 buf_len = 40 * sizeof(struct i40e_aqc_list_capabilities_element_resp);
4641 do {
4642 cap_buf = kzalloc(buf_len, GFP_KERNEL);
4643 if (!cap_buf)
4644 return -ENOMEM;
4645
4646 /* this loads the data into the hw struct for us */
4647 err = i40e_aq_discover_capabilities(&pf->hw, cap_buf, buf_len,
4648 &data_size,
4649 i40e_aqc_opc_list_func_capabilities,
4650 NULL);
4651 /* data loaded, buffer no longer needed */
4652 kfree(cap_buf);
4653
4654 if (pf->hw.aq.asq_last_status == I40E_AQ_RC_ENOMEM) {
4655 /* retry with a larger buffer */
4656 buf_len = data_size;
4657 } else if (pf->hw.aq.asq_last_status != I40E_AQ_RC_OK) {
4658 dev_info(&pf->pdev->dev,
4659 "capability discovery failed: aq=%d\n",
4660 pf->hw.aq.asq_last_status);
4661 return -ENODEV;
4662 }
4663 } while (err);
4664
7134f9ce
JB		 4665 if (pf->hw.revision_id == 0 && pf->hw.func_caps.npar_enable) {
4666 pf->hw.func_caps.num_msix_vectors += 1;
4667 pf->hw.func_caps.num_tx_qp =
4668 min_t(int, pf->hw.func_caps.num_tx_qp,
4669 I40E_MAX_NPAR_QPS);
4670 }
4671
41c445ff
JB		 4672 if (pf->hw.debug_mask & I40E_DEBUG_USER)
4673 dev_info(&pf->pdev->dev,
4674 "pf=%d, num_vfs=%d, msix_pf=%d, msix_vf=%d, fd_g=%d, fd_b=%d, pf_max_q=%d num_vsi=%d\n",
4675 pf->hw.pf_id, pf->hw.func_caps.num_vfs,
4676 pf->hw.func_caps.num_msix_vectors,
4677 pf->hw.func_caps.num_msix_vectors_vf,
4678 pf->hw.func_caps.fd_filters_guaranteed,
4679 pf->hw.func_caps.fd_filters_best_effort,
4680 pf->hw.func_caps.num_tx_qp,
4681 pf->hw.func_caps.num_vsis);
4682
7134f9ce
JB		 4683#define DEF_NUM_VSI (1 + (pf->hw.func_caps.fcoe ? 1 : 0) \
4684 + pf->hw.func_caps.num_vfs)
4685 if (pf->hw.revision_id == 0 && (DEF_NUM_VSI > pf->hw.func_caps.num_vsis)) {
4686 dev_info(&pf->pdev->dev,
4687 "got num_vsis %d, setting num_vsis to %d\n",
4688 pf->hw.func_caps.num_vsis, DEF_NUM_VSI);
4689 pf->hw.func_caps.num_vsis = DEF_NUM_VSI;
4690 }
4691
41c445ff
JB		 4692 return 0;
4693}
4694
4695/**
4696 * i40e_fdir_setup - initialize the Flow Director resources
4697 * @pf: board private structure
4698 **/
4699static void i40e_fdir_setup(struct i40e_pf *pf)
4700{
4701 struct i40e_vsi *vsi;
4702 bool new_vsi = false;
4703 int err, i;
4704
958a3e3b
SN		 4705 if (!(pf->flags & (I40E_FLAG_FDIR_ENABLED |
4706 I40E_FLAG_FDIR_ATR_ENABLED)))
41c445ff
JB		 4707 return;
4708
4709 pf->atr_sample_rate = I40E_DEFAULT_ATR_SAMPLE_RATE;
4710
4711 /* find existing or make new FDIR VSI */
4712 vsi = NULL;
4713 for (i = 0; i < pf->hw.func_caps.num_vsis; i++)
4714 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR)
4715 vsi = pf->vsi[i];
4716 if (!vsi) {
4717 vsi = i40e_vsi_setup(pf, I40E_VSI_FDIR, pf->mac_seid, 0);
4718 if (!vsi) {
4719 dev_info(&pf->pdev->dev, "Couldn't create FDir VSI\n");
4720 pf->flags &= ~I40E_FLAG_FDIR_ENABLED;
4721 return;
4722 }
4723 new_vsi = true;
4724 }
4725 WARN_ON(vsi->base_queue != I40E_FDIR_RING);
4726 i40e_vsi_setup_irqhandler(vsi, i40e_fdir_clean_rings);
4727
4728 err = i40e_vsi_setup_tx_resources(vsi);
4729 if (!err)
4730 err = i40e_vsi_setup_rx_resources(vsi);
4731 if (!err)
4732 err = i40e_vsi_configure(vsi);
4733 if (!err && new_vsi) {
4734 char int_name[IFNAMSIZ + 9];
4735 snprintf(int_name, sizeof(int_name) - 1, "%s-fdir",
4736 dev_driver_string(&pf->pdev->dev));
4737 err = i40e_vsi_request_irq(vsi, int_name);
4738 }
4739 if (!err)
4740 err = i40e_up_complete(vsi);
4741
4742 clear_bit(__I40E_NEEDS_RESTART, &vsi->state);
4743}
4744
4745/**
4746 * i40e_fdir_teardown - release the Flow Director resources
4747 * @pf: board private structure
4748 **/
4749static void i40e_fdir_teardown(struct i40e_pf *pf)
4750{
4751 int i;
4752
4753 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
4754 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR) {
4755 i40e_vsi_release(pf->vsi[i]);
4756 break;
4757 }
4758 }
4759}
4760
4761/**
f650a38b 4762 * i40e_prep_for_reset - prep for the core to reset
41c445ff
JB		 4763 * @pf: board private structure
4764 *
f650a38b
ASJ		 4765 * Close up the VFs and other things in prep for pf Reset.
4766 **/
4767static int i40e_prep_for_reset(struct i40e_pf *pf)
41c445ff 4768{
41c445ff
JB		 4769 struct i40e_hw *hw = &pf->hw;
4770 i40e_status ret;
4771 u32 v;
4772
4773 clear_bit(__I40E_RESET_INTR_RECEIVED, &pf->state);
4774 if (test_and_set_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state))
f650a38b 4775 return 0;
41c445ff
JB		 4776
4777 dev_info(&pf->pdev->dev, "Tearing down internal switch for reset\n");
4778
4779 i40e_vc_notify_reset(pf);
4780
4781 /* quiesce the VSIs and their queues that are not already DOWN */
4782 i40e_pf_quiesce_all_vsi(pf);
4783
4784 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
4785 if (pf->vsi[v])
4786 pf->vsi[v]->seid = 0;
4787 }
4788
4789 i40e_shutdown_adminq(&pf->hw);
4790
f650a38b
ASJ		 4791 /* call shutdown HMC */
4792 ret = i40e_shutdown_lan_hmc(hw);
4793 if (ret) {
4794 dev_info(&pf->pdev->dev, "shutdown_lan_hmc failed: %d\n", ret);
4795 clear_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state);
4796 }
4797 return ret;
4798}
4799
4800/**
4801 * i40e_reset_and_rebuild - reset and rebuid using a saved config
4802 * @pf: board private structure
bc7d338f 4803 * @reinit: if the Main VSI needs to re-initialized.
f650a38b 4804 **/
bc7d338f 4805static void i40e_reset_and_rebuild(struct i40e_pf *pf, bool reinit)
f650a38b
ASJ		 4806{
4807 struct i40e_driver_version dv;
4808 struct i40e_hw *hw = &pf->hw;
4809 i40e_status ret;
4810 u32 v;
4811
41c445ff
JB		 4812 /* Now we wait for GRST to settle out.
4813 * We don't have to delete the VEBs or VSIs from the hw switch
4814 * because the reset will make them disappear.
4815 */
4816 ret = i40e_pf_reset(hw);
4817 if (ret)
4818 dev_info(&pf->pdev->dev, "PF reset failed, %d\n", ret);
4819 pf->pfr_count++;
4820
4821 if (test_bit(__I40E_DOWN, &pf->state))
4822 goto end_core_reset;
4823 dev_info(&pf->pdev->dev, "Rebuilding internal switch\n");
4824
4825 /* rebuild the basics for the AdminQ, HMC, and initial HW switch */
4826 ret = i40e_init_adminq(&pf->hw);
4827 if (ret) {
4828 dev_info(&pf->pdev->dev, "Rebuild AdminQ failed, %d\n", ret);
4829 goto end_core_reset;
4830 }
4831
4832 ret = i40e_get_capabilities(pf);
4833 if (ret) {
4834 dev_info(&pf->pdev->dev, "i40e_get_capabilities failed, %d\n",
4835 ret);
4836 goto end_core_reset;
4837 }
4838
41c445ff
JB		 4839 ret = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp,
4840 hw->func_caps.num_rx_qp,
4841 pf->fcoe_hmc_cntx_num, pf->fcoe_hmc_filt_num);
4842 if (ret) {
4843 dev_info(&pf->pdev->dev, "init_lan_hmc failed: %d\n", ret);
4844 goto end_core_reset;
4845 }
4846 ret = i40e_configure_lan_hmc(hw, I40E_HMC_MODEL_DIRECT_ONLY);
4847 if (ret) {
4848 dev_info(&pf->pdev->dev, "configure_lan_hmc failed: %d\n", ret);
4849 goto end_core_reset;
4850 }
4851
4852 /* do basic switch setup */
bc7d338f 4853 ret = i40e_setup_pf_switch(pf, reinit);
41c445ff
JB		 4854 if (ret)
4855 goto end_core_reset;
4856
4857 /* Rebuild the VSIs and VEBs that existed before reset.
4858 * They are still in our local switch element arrays, so only
4859 * need to rebuild the switch model in the HW.
4860 *
4861 * If there were VEBs but the reconstitution failed, we'll try
4862 * try to recover minimal use by getting the basic PF VSI working.
4863 */
4864 if (pf->vsi[pf->lan_vsi]->uplink_seid != pf->mac_seid) {
4865 dev_info(&pf->pdev->dev, "attempting to rebuild switch\n");
4866 /* find the one VEB connected to the MAC, and find orphans */
4867 for (v = 0; v < I40E_MAX_VEB; v++) {
4868 if (!pf->veb[v])
4869 continue;
4870
4871 if (pf->veb[v]->uplink_seid == pf->mac_seid ||
4872 pf->veb[v]->uplink_seid == 0) {
4873 ret = i40e_reconstitute_veb(pf->veb[v]);
4874
4875 if (!ret)
4876 continue;
4877
4878 /* If Main VEB failed, we're in deep doodoo,
4879 * so give up rebuilding the switch and set up
4880 * for minimal rebuild of PF VSI.
4881 * If orphan failed, we'll report the error
4882 * but try to keep going.
4883 */
4884 if (pf->veb[v]->uplink_seid == pf->mac_seid) {
4885 dev_info(&pf->pdev->dev,
4886 "rebuild of switch failed: %d, will try to set up simple PF connection\n",
4887 ret);
4888 pf->vsi[pf->lan_vsi]->uplink_seid
4889 = pf->mac_seid;
4890 break;
4891 } else if (pf->veb[v]->uplink_seid == 0) {
4892 dev_info(&pf->pdev->dev,
4893 "rebuild of orphan VEB failed: %d\n",
4894 ret);
4895 }
4896 }
4897 }
4898 }
4899
4900 if (pf->vsi[pf->lan_vsi]->uplink_seid == pf->mac_seid) {
4901 dev_info(&pf->pdev->dev, "attempting to rebuild PF VSI\n");
4902 /* no VEB, so rebuild only the Main VSI */
4903 ret = i40e_add_vsi(pf->vsi[pf->lan_vsi]);
4904 if (ret) {
4905 dev_info(&pf->pdev->dev,
4906 "rebuild of Main VSI failed: %d\n", ret);
4907 goto end_core_reset;
4908 }
4909 }
4910
4911 /* reinit the misc interrupt */
4912 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
4913 ret = i40e_setup_misc_vector(pf);
4914
4915 /* restart the VSIs that were rebuilt and running before the reset */
4916 i40e_pf_unquiesce_all_vsi(pf);
4917
4918 /* tell the firmware that we're starting */
4919 dv.major_version = DRV_VERSION_MAJOR;
4920 dv.minor_version = DRV_VERSION_MINOR;
4921 dv.build_version = DRV_VERSION_BUILD;
4922 dv.subbuild_version = 0;
4923 i40e_aq_send_driver_version(&pf->hw, &dv, NULL);
4924
4925 dev_info(&pf->pdev->dev, "PF reset done\n");
4926
4927end_core_reset:
4928 clear_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state);
4929}
4930
f650a38b
ASJ		 4931/**
4932 * i40e_handle_reset_warning - prep for the pf to reset, reset and rebuild
4933 * @pf: board private structure
4934 *
4935 * Close up the VFs and other things in prep for a Core Reset,
4936 * then get ready to rebuild the world.
4937 **/
4938static void i40e_handle_reset_warning(struct i40e_pf *pf)
4939{
4940 i40e_status ret;
4941
4942 ret = i40e_prep_for_reset(pf);
4943 if (!ret)
bc7d338f 4944 i40e_reset_and_rebuild(pf, false);
f650a38b
ASJ		 4945}
4946
41c445ff
JB		 4947/**
4948 * i40e_handle_mdd_event
4949 * @pf: pointer to the pf structure
4950 *
4951 * Called from the MDD irq handler to identify possibly malicious vfs
4952 **/
4953static void i40e_handle_mdd_event(struct i40e_pf *pf)
4954{
4955 struct i40e_hw *hw = &pf->hw;
4956 bool mdd_detected = false;
4957 struct i40e_vf *vf;
4958 u32 reg;
4959 int i;
4960
4961 if (!test_bit(__I40E_MDD_EVENT_PENDING, &pf->state))
4962 return;
4963
4964 /* find what triggered the MDD event */
4965 reg = rd32(hw, I40E_GL_MDET_TX);
4966 if (reg & I40E_GL_MDET_TX_VALID_MASK) {
4967 u8 func = (reg & I40E_GL_MDET_TX_FUNCTION_MASK)
4968 >> I40E_GL_MDET_TX_FUNCTION_SHIFT;
4969 u8 event = (reg & I40E_GL_MDET_TX_EVENT_SHIFT)
4970 >> I40E_GL_MDET_TX_EVENT_SHIFT;
4971 u8 queue = (reg & I40E_GL_MDET_TX_QUEUE_MASK)
4972 >> I40E_GL_MDET_TX_QUEUE_SHIFT;
4973 dev_info(&pf->pdev->dev,
4974 "Malicious Driver Detection TX event 0x%02x on q %d of function 0x%02x\n",
4975 event, queue, func);
4976 wr32(hw, I40E_GL_MDET_TX, 0xffffffff);
4977 mdd_detected = true;
4978 }
4979 reg = rd32(hw, I40E_GL_MDET_RX);
4980 if (reg & I40E_GL_MDET_RX_VALID_MASK) {
4981 u8 func = (reg & I40E_GL_MDET_RX_FUNCTION_MASK)
4982 >> I40E_GL_MDET_RX_FUNCTION_SHIFT;
4983 u8 event = (reg & I40E_GL_MDET_RX_EVENT_SHIFT)
4984 >> I40E_GL_MDET_RX_EVENT_SHIFT;
4985 u8 queue = (reg & I40E_GL_MDET_RX_QUEUE_MASK)
4986 >> I40E_GL_MDET_RX_QUEUE_SHIFT;
4987 dev_info(&pf->pdev->dev,
4988 "Malicious Driver Detection RX event 0x%02x on q %d of function 0x%02x\n",
4989 event, queue, func);
4990 wr32(hw, I40E_GL_MDET_RX, 0xffffffff);
4991 mdd_detected = true;
4992 }
4993
4994 /* see if one of the VFs needs its hand slapped */
4995 for (i = 0; i < pf->num_alloc_vfs && mdd_detected; i++) {
4996 vf = &(pf->vf[i]);
4997 reg = rd32(hw, I40E_VP_MDET_TX(i));
4998 if (reg & I40E_VP_MDET_TX_VALID_MASK) {
4999 wr32(hw, I40E_VP_MDET_TX(i), 0xFFFF);
5000 vf->num_mdd_events++;
5001 dev_info(&pf->pdev->dev, "MDD TX event on VF %d\n", i);
5002 }
5003
5004 reg = rd32(hw, I40E_VP_MDET_RX(i));
5005 if (reg & I40E_VP_MDET_RX_VALID_MASK) {
5006 wr32(hw, I40E_VP_MDET_RX(i), 0xFFFF);
5007 vf->num_mdd_events++;
5008 dev_info(&pf->pdev->dev, "MDD RX event on VF %d\n", i);
5009 }
5010
5011 if (vf->num_mdd_events > I40E_DEFAULT_NUM_MDD_EVENTS_ALLOWED) {
5012 dev_info(&pf->pdev->dev,
5013 "Too many MDD events on VF %d, disabled\n", i);
5014 dev_info(&pf->pdev->dev,
5015 "Use PF Control I/F to re-enable the VF\n");
5016 set_bit(I40E_VF_STAT_DISABLED, &vf->vf_states);
5017 }
5018 }
5019
5020 /* re-enable mdd interrupt cause */
5021 clear_bit(__I40E_MDD_EVENT_PENDING, &pf->state);
5022 reg = rd32(hw, I40E_PFINT_ICR0_ENA);
5023 reg |= I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK;
5024 wr32(hw, I40E_PFINT_ICR0_ENA, reg);
5025 i40e_flush(hw);
5026}
5027
a1c9a9d9
JK		 5028#ifdef CONFIG_I40E_VXLAN
5029/**
5030 * i40e_sync_vxlan_filters_subtask - Sync the VSI filter list with HW
5031 * @pf: board private structure
5032 **/
5033static void i40e_sync_vxlan_filters_subtask(struct i40e_pf *pf)
5034{
5035 const int vxlan_hdr_qwords = 4;
5036 struct i40e_hw *hw = &pf->hw;
5037 i40e_status ret;
5038 u8 filter_index;
5039 __be16 port;
5040 int i;
5041
5042 if (!(pf->flags & I40E_FLAG_VXLAN_FILTER_SYNC))
5043 return;
5044
5045 pf->flags &= ~I40E_FLAG_VXLAN_FILTER_SYNC;
5046
5047 for (i = 0; i < I40E_MAX_PF_UDP_OFFLOAD_PORTS; i++) {
5048 if (pf->pending_vxlan_bitmap & (1 << i)) {
5049 pf->pending_vxlan_bitmap &= ~(1 << i);
5050 port = pf->vxlan_ports[i];
5051 ret = port ?
5052 i40e_aq_add_udp_tunnel(hw, ntohs(port),
5053 vxlan_hdr_qwords,
5054 I40E_AQC_TUNNEL_TYPE_VXLAN,
5055 &filter_index, NULL)
5056 : i40e_aq_del_udp_tunnel(hw, i, NULL);
5057
5058 if (ret) {
5059 dev_info(&pf->pdev->dev, "Failed to execute AQ command for %s port %d with index %d\n",
5060 port ? "adding" : "deleting",
5061 ntohs(port), port ? i : i);
5062
5063 pf->vxlan_ports[i] = 0;
5064 } else {
5065 dev_info(&pf->pdev->dev, "%s port %d with AQ command with index %d\n",
5066 port ? "Added" : "Deleted",
5067 ntohs(port), port ? i : filter_index);
5068 }
5069 }
5070 }
5071}
5072
5073#endif
41c445ff
JB		 5074/**
5075 * i40e_service_task - Run the driver's async subtasks
5076 * @work: pointer to work_struct containing our data
5077 **/
5078static void i40e_service_task(struct work_struct *work)
5079{
5080 struct i40e_pf *pf = container_of(work,
5081 struct i40e_pf,
5082 service_task);
5083 unsigned long start_time = jiffies;
5084
5085 i40e_reset_subtask(pf);
5086 i40e_handle_mdd_event(pf);
5087 i40e_vc_process_vflr_event(pf);
5088 i40e_watchdog_subtask(pf);
5089 i40e_fdir_reinit_subtask(pf);
5090 i40e_check_hang_subtask(pf);
5091 i40e_sync_filters_subtask(pf);
a1c9a9d9
JK		 5092#ifdef CONFIG_I40E_VXLAN
5093 i40e_sync_vxlan_filters_subtask(pf);
5094#endif
41c445ff
JB		 5095 i40e_clean_adminq_subtask(pf);
5096
5097 i40e_service_event_complete(pf);
5098
5099 /* If the tasks have taken longer than one timer cycle or there
5100 * is more work to be done, reschedule the service task now
5101 * rather than wait for the timer to tick again.
5102 */
5103 if (time_after(jiffies, (start_time + pf->service_timer_period)) ||
5104 test_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state) ||
5105 test_bit(__I40E_MDD_EVENT_PENDING, &pf->state) ||
5106 test_bit(__I40E_VFLR_EVENT_PENDING, &pf->state))
5107 i40e_service_event_schedule(pf);
5108}
5109
5110/**
5111 * i40e_service_timer - timer callback
5112 * @data: pointer to PF struct
5113 **/
5114static void i40e_service_timer(unsigned long data)
5115{
5116 struct i40e_pf *pf = (struct i40e_pf *)data;
5117
5118 mod_timer(&pf->service_timer,
5119 round_jiffies(jiffies + pf->service_timer_period));
5120 i40e_service_event_schedule(pf);
5121}
5122
5123/**
5124 * i40e_set_num_rings_in_vsi - Determine number of rings in the VSI
5125 * @vsi: the VSI being configured
5126 **/
5127static int i40e_set_num_rings_in_vsi(struct i40e_vsi *vsi)
5128{
5129 struct i40e_pf *pf = vsi->back;
5130
5131 switch (vsi->type) {
5132 case I40E_VSI_MAIN:
5133 vsi->alloc_queue_pairs = pf->num_lan_qps;
5134 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
5135 I40E_REQ_DESCRIPTOR_MULTIPLE);
5136 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
5137 vsi->num_q_vectors = pf->num_lan_msix;
5138 else
5139 vsi->num_q_vectors = 1;
5140
5141 break;
5142
5143 case I40E_VSI_FDIR:
5144 vsi->alloc_queue_pairs = 1;
5145 vsi->num_desc = ALIGN(I40E_FDIR_RING_COUNT,
5146 I40E_REQ_DESCRIPTOR_MULTIPLE);
5147 vsi->num_q_vectors = 1;
5148 break;
5149
5150 case I40E_VSI_VMDQ2:
5151 vsi->alloc_queue_pairs = pf->num_vmdq_qps;
5152 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
5153 I40E_REQ_DESCRIPTOR_MULTIPLE);
5154 vsi->num_q_vectors = pf->num_vmdq_msix;
5155 break;
5156
5157 case I40E_VSI_SRIOV:
5158 vsi->alloc_queue_pairs = pf->num_vf_qps;
5159 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
5160 I40E_REQ_DESCRIPTOR_MULTIPLE);
5161 break;
5162
5163 default:
5164 WARN_ON(1);
5165 return -ENODATA;
5166 }
5167
5168 return 0;
5169}
5170
f650a38b
ASJ		 5171/**
5172 * i40e_vsi_alloc_arrays - Allocate queue and vector pointer arrays for the vsi
5173 * @type: VSI pointer
bc7d338f 5174 * @alloc_qvectors: a bool to specify if q_vectors need to be allocated.
f650a38b
ASJ		 5175 *
5176 * On error: returns error code (negative)
5177 * On success: returns 0
5178 **/
bc7d338f 5179static int i40e_vsi_alloc_arrays(struct i40e_vsi *vsi, bool alloc_qvectors)
f650a38b
ASJ		 5180{
5181 int size;
5182 int ret = 0;
5183
ac6c5e3d 5184 /* allocate memory for both Tx and Rx ring pointers */
f650a38b
ASJ		 5185 size = sizeof(struct i40e_ring *) * vsi->alloc_queue_pairs * 2;
5186 vsi->tx_rings = kzalloc(size, GFP_KERNEL);
5187 if (!vsi->tx_rings)
5188 return -ENOMEM;
f650a38b
ASJ		 5189 vsi->rx_rings = &vsi->tx_rings[vsi->alloc_queue_pairs];
5190
bc7d338f
ASJ		 5191 if (alloc_qvectors) {
5192 /* allocate memory for q_vector pointers */
5193 size = sizeof(struct i40e_q_vectors *) * vsi->num_q_vectors;
5194 vsi->q_vectors = kzalloc(size, GFP_KERNEL);
5195 if (!vsi->q_vectors) {
5196 ret = -ENOMEM;
5197 goto err_vectors;
5198 }
f650a38b
ASJ		 5199 }
5200 return ret;
5201
5202err_vectors:
5203 kfree(vsi->tx_rings);
5204 return ret;
5205}
5206
41c445ff
JB		 5207/**
5208 * i40e_vsi_mem_alloc - Allocates the next available struct vsi in the PF
5209 * @pf: board private structure
5210 * @type: type of VSI
5211 *
5212 * On error: returns error code (negative)
5213 * On success: returns vsi index in PF (positive)
5214 **/
5215static int i40e_vsi_mem_alloc(struct i40e_pf *pf, enum i40e_vsi_type type)
5216{
5217 int ret = -ENODEV;
5218 struct i40e_vsi *vsi;
5219 int vsi_idx;
5220 int i;
5221
5222 /* Need to protect the allocation of the VSIs at the PF level */
5223 mutex_lock(&pf->switch_mutex);
5224
5225 /* VSI list may be fragmented if VSI creation/destruction has
5226 * been happening. We can afford to do a quick scan to look
5227 * for any free VSIs in the list.
5228 *
5229 * find next empty vsi slot, looping back around if necessary
5230 */
5231 i = pf->next_vsi;
5232 while (i < pf->hw.func_caps.num_vsis && pf->vsi[i])
5233 i++;
5234 if (i >= pf->hw.func_caps.num_vsis) {
5235 i = 0;
5236 while (i < pf->next_vsi && pf->vsi[i])
5237 i++;
5238 }
5239
5240 if (i < pf->hw.func_caps.num_vsis && !pf->vsi[i]) {
5241 vsi_idx = i; /* Found one! */
5242 } else {
5243 ret = -ENODEV;
493fb300 5244 goto unlock_pf; /* out of VSI slots! */
41c445ff
JB		 5245 }
5246 pf->next_vsi = ++i;
5247
5248 vsi = kzalloc(sizeof(*vsi), GFP_KERNEL);
5249 if (!vsi) {
5250 ret = -ENOMEM;
493fb300 5251 goto unlock_pf;
41c445ff
JB		 5252 }
5253 vsi->type = type;
5254 vsi->back = pf;
5255 set_bit(__I40E_DOWN, &vsi->state);
5256 vsi->flags = 0;
5257 vsi->idx = vsi_idx;
5258 vsi->rx_itr_setting = pf->rx_itr_default;
5259 vsi->tx_itr_setting = pf->tx_itr_default;
5260 vsi->netdev_registered = false;
5261 vsi->work_limit = I40E_DEFAULT_IRQ_WORK;
5262 INIT_LIST_HEAD(&vsi->mac_filter_list);
5263
9f65e15b
AD		 5264 ret = i40e_set_num_rings_in_vsi(vsi);
5265 if (ret)
5266 goto err_rings;
5267
bc7d338f 5268 ret = i40e_vsi_alloc_arrays(vsi, true);
f650a38b 5269 if (ret)
9f65e15b 5270 goto err_rings;
493fb300 5271
41c445ff
JB		 5272 /* Setup default MSIX irq handler for VSI */
5273 i40e_vsi_setup_irqhandler(vsi, i40e_msix_clean_rings);
5274
5275 pf->vsi[vsi_idx] = vsi;
5276 ret = vsi_idx;
493fb300
AD		 5277 goto unlock_pf;
5278
9f65e15b 5279err_rings:
493fb300
AD		 5280 pf->next_vsi = i - 1;
5281 kfree(vsi);
5282unlock_pf:
41c445ff
JB		 5283 mutex_unlock(&pf->switch_mutex);
5284 return ret;
5285}
5286
f650a38b
ASJ		 5287/**
5288 * i40e_vsi_free_arrays - Free queue and vector pointer arrays for the VSI
5289 * @type: VSI pointer
bc7d338f 5290 * @free_qvectors: a bool to specify if q_vectors need to be freed.
f650a38b
ASJ		 5291 *
5292 * On error: returns error code (negative)
5293 * On success: returns 0
5294 **/
bc7d338f 5295static void i40e_vsi_free_arrays(struct i40e_vsi *vsi, bool free_qvectors)
f650a38b
ASJ		 5296{
5297 /* free the ring and vector containers */
bc7d338f
ASJ		 5298 if (free_qvectors) {
5299 kfree(vsi->q_vectors);
5300 vsi->q_vectors = NULL;
5301 }
f650a38b
ASJ		 5302 kfree(vsi->tx_rings);
5303 vsi->tx_rings = NULL;
5304 vsi->rx_rings = NULL;
5305}
5306
41c445ff
JB		 5307/**
5308 * i40e_vsi_clear - Deallocate the VSI provided
5309 * @vsi: the VSI being un-configured
5310 **/
5311static int i40e_vsi_clear(struct i40e_vsi *vsi)
5312{
5313 struct i40e_pf *pf;
5314
5315 if (!vsi)
5316 return 0;
5317
5318 if (!vsi->back)
5319 goto free_vsi;
5320 pf = vsi->back;
5321
5322 mutex_lock(&pf->switch_mutex);
5323 if (!pf->vsi[vsi->idx]) {
5324 dev_err(&pf->pdev->dev, "pf->vsi[%d] is NULL, just free vsi[%d](%p,type %d)\n",
5325 vsi->idx, vsi->idx, vsi, vsi->type);
5326 goto unlock_vsi;
5327 }
5328
5329 if (pf->vsi[vsi->idx] != vsi) {
5330 dev_err(&pf->pdev->dev,
5331 "pf->vsi[%d](%p, type %d) != vsi[%d](%p,type %d): no free!\n",
5332 pf->vsi[vsi->idx]->idx,
5333 pf->vsi[vsi->idx],
5334 pf->vsi[vsi->idx]->type,
5335 vsi->idx, vsi, vsi->type);
5336 goto unlock_vsi;
5337 }
5338
5339 /* updates the pf for this cleared vsi */
5340 i40e_put_lump(pf->qp_pile, vsi->base_queue, vsi->idx);
5341 i40e_put_lump(pf->irq_pile, vsi->base_vector, vsi->idx);
5342
bc7d338f 5343 i40e_vsi_free_arrays(vsi, true);
493fb300 5344
41c445ff
JB		 5345 pf->vsi[vsi->idx] = NULL;
5346 if (vsi->idx < pf->next_vsi)
5347 pf->next_vsi = vsi->idx;
5348
5349unlock_vsi:
5350 mutex_unlock(&pf->switch_mutex);
5351free_vsi:
5352 kfree(vsi);
5353
5354 return 0;
5355}
5356
9f65e15b
AD		 5357/**
5358 * i40e_vsi_clear_rings - Deallocates the Rx and Tx rings for the provided VSI
5359 * @vsi: the VSI being cleaned
5360 **/
be1d5eea 5361static void i40e_vsi_clear_rings(struct i40e_vsi *vsi)
9f65e15b
AD		 5362{
5363 int i;
5364
be1d5eea 5365 if (vsi->tx_rings[0]) {
ac6c5e3d 5366 for (i = 0; i < vsi->num_queue_pairs; i++) {
00403f04
MW		 5367 kfree_rcu(vsi->tx_rings[i], rcu);
5368 vsi->tx_rings[i] = NULL;
5369 vsi->rx_rings[i] = NULL;
5370 }
be1d5eea 5371 }
9f65e15b
AD		 5372}
5373
41c445ff
JB		 5374/**
5375 * i40e_alloc_rings - Allocates the Rx and Tx rings for the provided VSI
5376 * @vsi: the VSI being configured
5377 **/
5378static int i40e_alloc_rings(struct i40e_vsi *vsi)
5379{
5380 struct i40e_pf *pf = vsi->back;
41c445ff
JB		 5381 int i;
5382
41c445ff 5383 /* Set basic values in the rings to be used later during open() */
ac6c5e3d 5384 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 5385 struct i40e_ring *tx_ring;
5386 struct i40e_ring *rx_ring;
5387
ac6c5e3d 5388 /* allocate space for both Tx and Rx in one shot */
9f65e15b
AD		 5389 tx_ring = kzalloc(sizeof(struct i40e_ring) * 2, GFP_KERNEL);
5390 if (!tx_ring)
5391 goto err_out;
41c445ff
JB		 5392
5393 tx_ring->queue_index = i;
5394 tx_ring->reg_idx = vsi->base_queue + i;
5395 tx_ring->ring_active = false;
5396 tx_ring->vsi = vsi;
5397 tx_ring->netdev = vsi->netdev;
5398 tx_ring->dev = &pf->pdev->dev;
5399 tx_ring->count = vsi->num_desc;
5400 tx_ring->size = 0;
5401 tx_ring->dcb_tc = 0;
9f65e15b 5402 vsi->tx_rings[i] = tx_ring;
41c445ff 5403
9f65e15b 5404 rx_ring = &tx_ring[1];
41c445ff
JB		 5405 rx_ring->queue_index = i;
5406 rx_ring->reg_idx = vsi->base_queue + i;
5407 rx_ring->ring_active = false;
5408 rx_ring->vsi = vsi;
5409 rx_ring->netdev = vsi->netdev;
5410 rx_ring->dev = &pf->pdev->dev;
5411 rx_ring->count = vsi->num_desc;
5412 rx_ring->size = 0;
5413 rx_ring->dcb_tc = 0;
5414 if (pf->flags & I40E_FLAG_16BYTE_RX_DESC_ENABLED)
5415 set_ring_16byte_desc_enabled(rx_ring);
5416 else
5417 clear_ring_16byte_desc_enabled(rx_ring);
9f65e15b 5418 vsi->rx_rings[i] = rx_ring;
41c445ff
JB		 5419 }
5420
5421 return 0;
9f65e15b
AD		 5422
5423err_out:
5424 i40e_vsi_clear_rings(vsi);
5425 return -ENOMEM;
41c445ff
JB		 5426}
5427
5428/**
5429 * i40e_reserve_msix_vectors - Reserve MSI-X vectors in the kernel
5430 * @pf: board private structure
5431 * @vectors: the number of MSI-X vectors to request
5432 *
5433 * Returns the number of vectors reserved, or error
5434 **/
5435static int i40e_reserve_msix_vectors(struct i40e_pf *pf, int vectors)
5436{
5437 int err = 0;
5438
5439 pf->num_msix_entries = 0;
5440 while (vectors >= I40E_MIN_MSIX) {
5441 err = pci_enable_msix(pf->pdev, pf->msix_entries, vectors);
5442 if (err == 0) {
5443 /* good to go */
5444 pf->num_msix_entries = vectors;
5445 break;
5446 } else if (err < 0) {
5447 /* total failure */
5448 dev_info(&pf->pdev->dev,
5449 "MSI-X vector reservation failed: %d\n", err);
5450 vectors = 0;
5451 break;
5452 } else {
5453 /* err > 0 is the hint for retry */
5454 dev_info(&pf->pdev->dev,
5455 "MSI-X vectors wanted %d, retrying with %d\n",
5456 vectors, err);
5457 vectors = err;
5458 }
5459 }
5460
5461 if (vectors > 0 && vectors < I40E_MIN_MSIX) {
5462 dev_info(&pf->pdev->dev,
5463 "Couldn't get enough vectors, only %d available\n",
5464 vectors);
5465 vectors = 0;
5466 }
5467
5468 return vectors;
5469}
5470
5471/**
5472 * i40e_init_msix - Setup the MSIX capability
5473 * @pf: board private structure
5474 *
5475 * Work with the OS to set up the MSIX vectors needed.
5476 *
5477 * Returns 0 on success, negative on failure
5478 **/
5479static int i40e_init_msix(struct i40e_pf *pf)
5480{
5481 i40e_status err = 0;
5482 struct i40e_hw *hw = &pf->hw;
5483 int v_budget, i;
5484 int vec;
5485
5486 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED))
5487 return -ENODEV;
5488
5489 /* The number of vectors we'll request will be comprised of:
5490 * - Add 1 for "other" cause for Admin Queue events, etc.
5491 * - The number of LAN queue pairs
f8ff1464
ASJ		 5492 * - Queues being used for RSS.
5493 * We don't need as many as max_rss_size vectors.
5494 * use rss_size instead in the calculation since that
5495 * is governed by number of cpus in the system.
5496 * - assumes symmetric Tx/Rx pairing
41c445ff
JB		 5497 * - The number of VMDq pairs
5498 * Once we count this up, try the request.
5499 *
5500 * If we can't get what we want, we'll simplify to nearly nothing
5501 * and try again. If that still fails, we punt.
5502 */
f8ff1464 5503 pf->num_lan_msix = pf->num_lan_qps - (pf->rss_size_max - pf->rss_size);
41c445ff
JB		 5504 pf->num_vmdq_msix = pf->num_vmdq_qps;
5505 v_budget = 1 + pf->num_lan_msix;
5506 v_budget += (pf->num_vmdq_vsis * pf->num_vmdq_msix);
5507 if (pf->flags & I40E_FLAG_FDIR_ENABLED)
5508 v_budget++;
5509
5510 /* Scale down if necessary, and the rings will share vectors */
5511 v_budget = min_t(int, v_budget, hw->func_caps.num_msix_vectors);
5512
5513 pf->msix_entries = kcalloc(v_budget, sizeof(struct msix_entry),
5514 GFP_KERNEL);
5515 if (!pf->msix_entries)
5516 return -ENOMEM;
5517
5518 for (i = 0; i < v_budget; i++)
5519 pf->msix_entries[i].entry = i;
5520 vec = i40e_reserve_msix_vectors(pf, v_budget);
5521 if (vec < I40E_MIN_MSIX) {
5522 pf->flags &= ~I40E_FLAG_MSIX_ENABLED;
5523 kfree(pf->msix_entries);
5524 pf->msix_entries = NULL;
5525 return -ENODEV;
5526
5527 } else if (vec == I40E_MIN_MSIX) {
5528 /* Adjust for minimal MSIX use */
5529 dev_info(&pf->pdev->dev, "Features disabled, not enough MSIX vectors\n");
5530 pf->flags &= ~I40E_FLAG_VMDQ_ENABLED;
5531 pf->num_vmdq_vsis = 0;
5532 pf->num_vmdq_qps = 0;
5533 pf->num_vmdq_msix = 0;
5534 pf->num_lan_qps = 1;
5535 pf->num_lan_msix = 1;
5536
5537 } else if (vec != v_budget) {
5538 /* Scale vector usage down */
5539 pf->num_vmdq_msix = 1; /* force VMDqs to only one vector */
5540 vec--; /* reserve the misc vector */
5541
5542 /* partition out the remaining vectors */
5543 switch (vec) {
5544 case 2:
5545 pf->num_vmdq_vsis = 1;
5546 pf->num_lan_msix = 1;
5547 break;
5548 case 3:
5549 pf->num_vmdq_vsis = 1;
5550 pf->num_lan_msix = 2;
5551 break;
5552 default:
5553 pf->num_lan_msix = min_t(int, (vec / 2),
5554 pf->num_lan_qps);
5555 pf->num_vmdq_vsis = min_t(int, (vec - pf->num_lan_msix),
5556 I40E_DEFAULT_NUM_VMDQ_VSI);
5557 break;
5558 }
5559 }
5560
5561 return err;
5562}
5563
493fb300
AD		 5564/**
5565 * i40e_alloc_q_vector - Allocate memory for a single interrupt vector
5566 * @vsi: the VSI being configured
5567 * @v_idx: index of the vector in the vsi struct
5568 *
5569 * We allocate one q_vector. If allocation fails we return -ENOMEM.
5570 **/
5571static int i40e_alloc_q_vector(struct i40e_vsi *vsi, int v_idx)
5572{
5573 struct i40e_q_vector *q_vector;
5574
5575 /* allocate q_vector */
5576 q_vector = kzalloc(sizeof(struct i40e_q_vector), GFP_KERNEL);
5577 if (!q_vector)
5578 return -ENOMEM;
5579
5580 q_vector->vsi = vsi;
5581 q_vector->v_idx = v_idx;
5582 cpumask_set_cpu(v_idx, &q_vector->affinity_mask);
5583 if (vsi->netdev)
5584 netif_napi_add(vsi->netdev, &q_vector->napi,
5585 i40e_napi_poll, vsi->work_limit);
5586
cd0b6fa6
AD		 5587 q_vector->rx.latency_range = I40E_LOW_LATENCY;
5588 q_vector->tx.latency_range = I40E_LOW_LATENCY;
5589
493fb300
AD		 5590 /* tie q_vector and vsi together */
5591 vsi->q_vectors[v_idx] = q_vector;
5592
5593 return 0;
5594}
5595
41c445ff
JB		 5596/**
5597 * i40e_alloc_q_vectors - Allocate memory for interrupt vectors
5598 * @vsi: the VSI being configured
5599 *
5600 * We allocate one q_vector per queue interrupt. If allocation fails we
5601 * return -ENOMEM.
5602 **/
5603static int i40e_alloc_q_vectors(struct i40e_vsi *vsi)
5604{
5605 struct i40e_pf *pf = vsi->back;
5606 int v_idx, num_q_vectors;
493fb300 5607 int err;
41c445ff
JB		 5608
5609 /* if not MSIX, give the one vector only to the LAN VSI */
5610 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
5611 num_q_vectors = vsi->num_q_vectors;
5612 else if (vsi == pf->vsi[pf->lan_vsi])
5613 num_q_vectors = 1;
5614 else
5615 return -EINVAL;
5616
41c445ff 5617 for (v_idx = 0; v_idx < num_q_vectors; v_idx++) {
493fb300
AD		 5618 err = i40e_alloc_q_vector(vsi, v_idx);
5619 if (err)
5620 goto err_out;
41c445ff
JB		 5621 }
5622
5623 return 0;
493fb300
AD		 5624
5625err_out:
5626 while (v_idx--)
5627 i40e_free_q_vector(vsi, v_idx);
5628
5629 return err;
41c445ff
JB		 5630}
5631
5632/**
5633 * i40e_init_interrupt_scheme - Determine proper interrupt scheme
5634 * @pf: board private structure to initialize
5635 **/
5636static void i40e_init_interrupt_scheme(struct i40e_pf *pf)
5637{
5638 int err = 0;
5639
5640 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
5641 err = i40e_init_msix(pf);
5642 if (err) {
958a3e3b
SN		 5643 pf->flags &= ~(I40E_FLAG_MSIX_ENABLED |
5644 I40E_FLAG_RSS_ENABLED |
41c445ff
JB		 5645 I40E_FLAG_MQ_ENABLED |
5646 I40E_FLAG_DCB_ENABLED |
5647 I40E_FLAG_SRIOV_ENABLED |
5648 I40E_FLAG_FDIR_ENABLED |
5649 I40E_FLAG_FDIR_ATR_ENABLED |
5650 I40E_FLAG_VMDQ_ENABLED);
5651
5652 /* rework the queue expectations without MSIX */
5653 i40e_determine_queue_usage(pf);
5654 }
5655 }
5656
5657 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED) &&
5658 (pf->flags & I40E_FLAG_MSI_ENABLED)) {
958a3e3b 5659 dev_info(&pf->pdev->dev, "MSIX not available, trying MSI\n");
41c445ff
JB		 5660 err = pci_enable_msi(pf->pdev);
5661 if (err) {
958a3e3b 5662 dev_info(&pf->pdev->dev, "MSI init failed - %d\n", err);
41c445ff
JB		 5663 pf->flags &= ~I40E_FLAG_MSI_ENABLED;
5664 }
5665 }
5666
958a3e3b
SN		 5667 if (!(pf->flags & (I40E_FLAG_MSIX_ENABLED | I40E_FLAG_MSI_ENABLED)))
5668 dev_info(&pf->pdev->dev, "MSIX and MSI not available, falling back to Legacy IRQ\n");
5669
41c445ff
JB		 5670 /* track first vector for misc interrupts */
5671 err = i40e_get_lump(pf, pf->irq_pile, 1, I40E_PILE_VALID_BIT-1);
5672}
5673
5674/**
5675 * i40e_setup_misc_vector - Setup the misc vector to handle non queue events
5676 * @pf: board private structure
5677 *
5678 * This sets up the handler for MSIX 0, which is used to manage the
5679 * non-queue interrupts, e.g. AdminQ and errors. This is not used
5680 * when in MSI or Legacy interrupt mode.
5681 **/
5682static int i40e_setup_misc_vector(struct i40e_pf *pf)
5683{
5684 struct i40e_hw *hw = &pf->hw;
5685 int err = 0;
5686
5687 /* Only request the irq if this is the first time through, and
5688 * not when we're rebuilding after a Reset
5689 */
5690 if (!test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state)) {
5691 err = request_irq(pf->msix_entries[0].vector,
5692 i40e_intr, 0, pf->misc_int_name, pf);
5693 if (err) {
5694 dev_info(&pf->pdev->dev,
5695 "request_irq for msix_misc failed: %d\n", err);
5696 return -EFAULT;
5697 }
5698 }
5699
5700 i40e_enable_misc_int_causes(hw);
5701
5702 /* associate no queues to the misc vector */
5703 wr32(hw, I40E_PFINT_LNKLST0, I40E_QUEUE_END_OF_LIST);
5704 wr32(hw, I40E_PFINT_ITR0(I40E_RX_ITR), I40E_ITR_8K);
5705
5706 i40e_flush(hw);
5707
5708 i40e_irq_dynamic_enable_icr0(pf);
5709
5710 return err;
5711}
5712
5713/**
5714 * i40e_config_rss - Prepare for RSS if used
5715 * @pf: board private structure
5716 **/
5717static int i40e_config_rss(struct i40e_pf *pf)
5718{
41c445ff
JB		 5719 /* Set of random keys generated using kernel random number generator */
5720 static const u32 seed[I40E_PFQF_HKEY_MAX_INDEX + 1] = {0x41b01687,
5721 0x183cfd8c, 0xce880440, 0x580cbc3c, 0x35897377,
5722 0x328b25e1, 0x4fa98922, 0xb7d90c14, 0xd5bad70d,
5723 0xcd15a2c1, 0xe8580225, 0x4a1e9d11, 0xfe5731be};
4617e8c0
ASJ		 5724 struct i40e_hw *hw = &pf->hw;
5725 u32 lut = 0;
5726 int i, j;
5727 u64 hena;
41c445ff
JB		 5728
5729 /* Fill out hash function seed */
5730 for (i = 0; i <= I40E_PFQF_HKEY_MAX_INDEX; i++)
5731 wr32(hw, I40E_PFQF_HKEY(i), seed[i]);
5732
5733 /* By default we enable TCP/UDP with IPv4/IPv6 ptypes */
5734 hena = (u64)rd32(hw, I40E_PFQF_HENA(0)) |
5735 ((u64)rd32(hw, I40E_PFQF_HENA(1)) << 32);
12dc4fe3 5736 hena |= I40E_DEFAULT_RSS_HENA;
41c445ff
JB		 5737 wr32(hw, I40E_PFQF_HENA(0), (u32)hena);
5738 wr32(hw, I40E_PFQF_HENA(1), (u32)(hena >> 32));
5739
5740 /* Populate the LUT with max no. of queues in round robin fashion */
5741 for (i = 0, j = 0; i < pf->hw.func_caps.rss_table_size; i++, j++) {
5742
5743 /* The assumption is that lan qp count will be the highest
5744 * qp count for any PF VSI that needs RSS.
5745 * If multiple VSIs need RSS support, all the qp counts
5746 * for those VSIs should be a power of 2 for RSS to work.
5747 * If LAN VSI is the only consumer for RSS then this requirement
5748 * is not necessary.
5749 */
5750 if (j == pf->rss_size)
5751 j = 0;
5752 /* lut = 4-byte sliding window of 4 lut entries */
5753 lut = (lut << 8) | (j &
5754 ((0x1 << pf->hw.func_caps.rss_table_entry_width) - 1));
5755 /* On i = 3, we have 4 entries in lut; write to the register */
5756 if ((i & 3) == 3)
5757 wr32(hw, I40E_PFQF_HLUT(i >> 2), lut);
5758 }
5759 i40e_flush(hw);
5760
5761 return 0;
5762}
5763
f8ff1464
ASJ		 5764/**
5765 * i40e_reconfig_rss_queues - change number of queues for rss and rebuild
5766 * @pf: board private structure
5767 * @queue_count: the requested queue count for rss.
5768 *
5769 * returns 0 if rss is not enabled, if enabled returns the final rss queue
5770 * count which may be different from the requested queue count.
5771 **/
5772int i40e_reconfig_rss_queues(struct i40e_pf *pf, int queue_count)
5773{
5774 if (!(pf->flags & I40E_FLAG_RSS_ENABLED))
5775 return 0;
5776
5777 queue_count = min_t(int, queue_count, pf->rss_size_max);
5778 queue_count = rounddown_pow_of_two(queue_count);
5779
5780 if (queue_count != pf->rss_size) {
5781 if (pf->queues_left < (queue_count - pf->rss_size)) {
5782 dev_info(&pf->pdev->dev,
5783 "Not enough queues to do RSS on %d queues: remaining queues %d\n",
5784 queue_count, pf->queues_left);
5785 return pf->rss_size;
5786 }
5787 i40e_prep_for_reset(pf);
5788
5789 pf->num_lan_qps += (queue_count - pf->rss_size);
5790 pf->queues_left -= (queue_count - pf->rss_size);
5791 pf->rss_size = queue_count;
5792
5793 i40e_reset_and_rebuild(pf, true);
5794 i40e_config_rss(pf);
5795 }
5796 dev_info(&pf->pdev->dev, "RSS count: %d\n", pf->rss_size);
5797 return pf->rss_size;
5798}
5799
41c445ff
JB		 5800/**
5801 * i40e_sw_init - Initialize general software structures (struct i40e_pf)
5802 * @pf: board private structure to initialize
5803 *
5804 * i40e_sw_init initializes the Adapter private data structure.
5805 * Fields are initialized based on PCI device information and
5806 * OS network device settings (MTU size).
5807 **/
5808static int i40e_sw_init(struct i40e_pf *pf)
5809{
5810 int err = 0;
5811 int size;
5812
5813 pf->msg_enable = netif_msg_init(I40E_DEFAULT_MSG_ENABLE,
5814 (NETIF_MSG_DRV|NETIF_MSG_PROBE|NETIF_MSG_LINK));
2759997b 5815 pf->hw.debug_mask = pf->msg_enable | I40E_DEBUG_DIAG;
41c445ff
JB		 5816 if (debug != -1 && debug != I40E_DEFAULT_MSG_ENABLE) {
5817 if (I40E_DEBUG_USER & debug)
5818 pf->hw.debug_mask = debug;
5819 pf->msg_enable = netif_msg_init((debug & ~I40E_DEBUG_USER),
5820 I40E_DEFAULT_MSG_ENABLE);
5821 }
5822
5823 /* Set default capability flags */
5824 pf->flags = I40E_FLAG_RX_CSUM_ENABLED |
5825 I40E_FLAG_MSI_ENABLED |
5826 I40E_FLAG_MSIX_ENABLED |
5827 I40E_FLAG_RX_PS_ENABLED |
5828 I40E_FLAG_MQ_ENABLED |
5829 I40E_FLAG_RX_1BUF_ENABLED;
5830
7134f9ce
JB		 5831 /* Depending on PF configurations, it is possible that the RSS
5832 * maximum might end up larger than the available queues
5833 */
41c445ff 5834 pf->rss_size_max = 0x1 << pf->hw.func_caps.rss_table_entry_width;
7134f9ce
JB		 5835 pf->rss_size_max = min_t(int, pf->rss_size_max,
5836 pf->hw.func_caps.num_tx_qp);
41c445ff
JB		 5837 if (pf->hw.func_caps.rss) {
5838 pf->flags |= I40E_FLAG_RSS_ENABLED;
bf051a3b 5839 pf->rss_size = min_t(int, pf->rss_size_max, num_online_cpus());
41c445ff
JB		 5840 } else {
5841 pf->rss_size = 1;
5842 }
5843
5844 if (pf->hw.func_caps.dcb)
5845 pf->num_tc_qps = I40E_DEFAULT_QUEUES_PER_TC;
5846 else
5847 pf->num_tc_qps = 0;
5848
5849 if (pf->hw.func_caps.fd) {
5850 /* FW/NVM is not yet fixed in this regard */
5851 if ((pf->hw.func_caps.fd_filters_guaranteed > 0) ||
5852 (pf->hw.func_caps.fd_filters_best_effort > 0)) {
5853 pf->flags |= I40E_FLAG_FDIR_ATR_ENABLED;
5854 dev_info(&pf->pdev->dev,
5855 "Flow Director ATR mode Enabled\n");
5856 pf->flags |= I40E_FLAG_FDIR_ENABLED;
5857 dev_info(&pf->pdev->dev,
5858 "Flow Director Side Band mode Enabled\n");
5859 pf->fdir_pf_filter_count =
5860 pf->hw.func_caps.fd_filters_guaranteed;
5861 }
5862 } else {
5863 pf->fdir_pf_filter_count = 0;
5864 }
5865
5866 if (pf->hw.func_caps.vmdq) {
5867 pf->flags |= I40E_FLAG_VMDQ_ENABLED;
5868 pf->num_vmdq_vsis = I40E_DEFAULT_NUM_VMDQ_VSI;
5869 pf->num_vmdq_qps = I40E_DEFAULT_QUEUES_PER_VMDQ;
5870 }
5871
5872 /* MFP mode enabled */
5873 if (pf->hw.func_caps.npar_enable || pf->hw.func_caps.mfp_mode_1) {
5874 pf->flags |= I40E_FLAG_MFP_ENABLED;
5875 dev_info(&pf->pdev->dev, "MFP mode Enabled\n");
5876 }
5877
5878#ifdef CONFIG_PCI_IOV
5879 if (pf->hw.func_caps.num_vfs) {
5880 pf->num_vf_qps = I40E_DEFAULT_QUEUES_PER_VF;
5881 pf->flags |= I40E_FLAG_SRIOV_ENABLED;
5882 pf->num_req_vfs = min_t(int,
5883 pf->hw.func_caps.num_vfs,
5884 I40E_MAX_VF_COUNT);
4a38d09c
ASJ		 5885 dev_info(&pf->pdev->dev,
5886 "Number of VFs being requested for PF[%d] = %d\n",
5887 pf->hw.pf_id, pf->num_req_vfs);
41c445ff
JB		 5888 }
5889#endif /* CONFIG_PCI_IOV */
5890 pf->eeprom_version = 0xDEAD;
5891 pf->lan_veb = I40E_NO_VEB;
5892 pf->lan_vsi = I40E_NO_VSI;
5893
5894 /* set up queue assignment tracking */
5895 size = sizeof(struct i40e_lump_tracking)
5896 + (sizeof(u16) * pf->hw.func_caps.num_tx_qp);
5897 pf->qp_pile = kzalloc(size, GFP_KERNEL);
5898 if (!pf->qp_pile) {
5899 err = -ENOMEM;
5900 goto sw_init_done;
5901 }
5902 pf->qp_pile->num_entries = pf->hw.func_caps.num_tx_qp;
5903 pf->qp_pile->search_hint = 0;
5904
5905 /* set up vector assignment tracking */
5906 size = sizeof(struct i40e_lump_tracking)
5907 + (sizeof(u16) * pf->hw.func_caps.num_msix_vectors);
5908 pf->irq_pile = kzalloc(size, GFP_KERNEL);
5909 if (!pf->irq_pile) {
5910 kfree(pf->qp_pile);
5911 err = -ENOMEM;
5912 goto sw_init_done;
5913 }
5914 pf->irq_pile->num_entries = pf->hw.func_caps.num_msix_vectors;
5915 pf->irq_pile->search_hint = 0;
5916
5917 mutex_init(&pf->switch_mutex);
5918
5919sw_init_done:
5920 return err;
5921}
5922
5923/**
5924 * i40e_set_features - set the netdev feature flags
5925 * @netdev: ptr to the netdev being adjusted
5926 * @features: the feature set that the stack is suggesting
5927 **/
5928static int i40e_set_features(struct net_device *netdev,
5929 netdev_features_t features)
5930{
5931 struct i40e_netdev_priv *np = netdev_priv(netdev);
5932 struct i40e_vsi *vsi = np->vsi;
5933
5934 if (features & NETIF_F_HW_VLAN_CTAG_RX)
5935 i40e_vlan_stripping_enable(vsi);
5936 else
5937 i40e_vlan_stripping_disable(vsi);
5938
5939 return 0;
5940}
5941
a1c9a9d9
JK		 5942#ifdef CONFIG_I40E_VXLAN
5943/**
5944 * i40e_get_vxlan_port_idx - Lookup a possibly offloaded for Rx UDP port
5945 * @pf: board private structure
5946 * @port: The UDP port to look up
5947 *
5948 * Returns the index number or I40E_MAX_PF_UDP_OFFLOAD_PORTS if port not found
5949 **/
5950static u8 i40e_get_vxlan_port_idx(struct i40e_pf *pf, __be16 port)
5951{
5952 u8 i;
5953
5954 for (i = 0; i < I40E_MAX_PF_UDP_OFFLOAD_PORTS; i++) {
5955 if (pf->vxlan_ports[i] == port)
5956 return i;
5957 }
5958
5959 return i;
5960}
5961
5962/**
5963 * i40e_add_vxlan_port - Get notifications about VXLAN ports that come up
5964 * @netdev: This physical port's netdev
5965 * @sa_family: Socket Family that VXLAN is notifying us about
5966 * @port: New UDP port number that VXLAN started listening to
5967 **/
5968static void i40e_add_vxlan_port(struct net_device *netdev,
5969 sa_family_t sa_family, __be16 port)
5970{
5971 struct i40e_netdev_priv *np = netdev_priv(netdev);
5972 struct i40e_vsi *vsi = np->vsi;
5973 struct i40e_pf *pf = vsi->back;
5974 u8 next_idx;
5975 u8 idx;
5976
5977 if (sa_family == AF_INET6)
5978 return;
5979
5980 idx = i40e_get_vxlan_port_idx(pf, port);
5981
5982 /* Check if port already exists */
5983 if (idx < I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
5984 netdev_info(netdev, "Port %d already offloaded\n", ntohs(port));
5985 return;
5986 }
5987
5988 /* Now check if there is space to add the new port */
5989 next_idx = i40e_get_vxlan_port_idx(pf, 0);
5990
5991 if (next_idx == I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
5992 netdev_info(netdev, "Maximum number of UDP ports reached, not adding port %d\n",
5993 ntohs(port));
5994 return;
5995 }
5996
5997 /* New port: add it and mark its index in the bitmap */
5998 pf->vxlan_ports[next_idx] = port;
5999 pf->pending_vxlan_bitmap |= (1 << next_idx);
6000
6001 pf->flags |= I40E_FLAG_VXLAN_FILTER_SYNC;
6002}
6003
6004/**
6005 * i40e_del_vxlan_port - Get notifications about VXLAN ports that go away
6006 * @netdev: This physical port's netdev
6007 * @sa_family: Socket Family that VXLAN is notifying us about
6008 * @port: UDP port number that VXLAN stopped listening to
6009 **/
6010static void i40e_del_vxlan_port(struct net_device *netdev,
6011 sa_family_t sa_family, __be16 port)
6012{
6013 struct i40e_netdev_priv *np = netdev_priv(netdev);
6014 struct i40e_vsi *vsi = np->vsi;
6015 struct i40e_pf *pf = vsi->back;
6016 u8 idx;
6017
6018 if (sa_family == AF_INET6)
6019 return;
6020
6021 idx = i40e_get_vxlan_port_idx(pf, port);
6022
6023 /* Check if port already exists */
6024 if (idx < I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
6025 /* if port exists, set it to 0 (mark for deletion)
6026 * and make it pending
6027 */
6028 pf->vxlan_ports[idx] = 0;
6029
6030 pf->pending_vxlan_bitmap |= (1 << idx);
6031
6032 pf->flags |= I40E_FLAG_VXLAN_FILTER_SYNC;
6033 } else {
6034 netdev_warn(netdev, "Port %d was not found, not deleting\n",
6035 ntohs(port));
6036 }
6037}
6038
6039#endif
41c445ff
JB		 6040static const struct net_device_ops i40e_netdev_ops = {
6041 .ndo_open = i40e_open,
6042 .ndo_stop = i40e_close,
6043 .ndo_start_xmit = i40e_lan_xmit_frame,
6044 .ndo_get_stats64 = i40e_get_netdev_stats_struct,
6045 .ndo_set_rx_mode = i40e_set_rx_mode,
6046 .ndo_validate_addr = eth_validate_addr,
6047 .ndo_set_mac_address = i40e_set_mac,
6048 .ndo_change_mtu = i40e_change_mtu,
6049 .ndo_tx_timeout = i40e_tx_timeout,
6050 .ndo_vlan_rx_add_vid = i40e_vlan_rx_add_vid,
6051 .ndo_vlan_rx_kill_vid = i40e_vlan_rx_kill_vid,
6052#ifdef CONFIG_NET_POLL_CONTROLLER
6053 .ndo_poll_controller = i40e_netpoll,
6054#endif
6055 .ndo_setup_tc = i40e_setup_tc,
6056 .ndo_set_features = i40e_set_features,
6057 .ndo_set_vf_mac = i40e_ndo_set_vf_mac,
6058 .ndo_set_vf_vlan = i40e_ndo_set_vf_port_vlan,
6059 .ndo_set_vf_tx_rate = i40e_ndo_set_vf_bw,
6060 .ndo_get_vf_config = i40e_ndo_get_vf_config,
a1c9a9d9
JK		 6061#ifdef CONFIG_I40E_VXLAN
6062 .ndo_add_vxlan_port = i40e_add_vxlan_port,
6063 .ndo_del_vxlan_port = i40e_del_vxlan_port,
6064#endif
41c445ff
JB		 6065};
6066
6067/**
6068 * i40e_config_netdev - Setup the netdev flags
6069 * @vsi: the VSI being configured
6070 *
6071 * Returns 0 on success, negative value on failure
6072 **/
6073static int i40e_config_netdev(struct i40e_vsi *vsi)
6074{
6075 struct i40e_pf *pf = vsi->back;
6076 struct i40e_hw *hw = &pf->hw;
6077 struct i40e_netdev_priv *np;
6078 struct net_device *netdev;
6079 u8 mac_addr[ETH_ALEN];
6080 int etherdev_size;
6081
6082 etherdev_size = sizeof(struct i40e_netdev_priv);
f8ff1464 6083 netdev = alloc_etherdev_mq(etherdev_size, vsi->alloc_queue_pairs);
41c445ff
JB		 6084 if (!netdev)
6085 return -ENOMEM;
6086
6087 vsi->netdev = netdev;
6088 np = netdev_priv(netdev);
6089 np->vsi = vsi;
6090
6091 netdev->hw_enc_features = NETIF_F_IP_CSUM |
6092 NETIF_F_GSO_UDP_TUNNEL |
6093 NETIF_F_TSO |
6094 NETIF_F_SG;
6095
6096 netdev->features = NETIF_F_SG |
6097 NETIF_F_IP_CSUM |
6098 NETIF_F_SCTP_CSUM |
6099 NETIF_F_HIGHDMA |
6100 NETIF_F_GSO_UDP_TUNNEL |
6101 NETIF_F_HW_VLAN_CTAG_TX |
6102 NETIF_F_HW_VLAN_CTAG_RX |
6103 NETIF_F_HW_VLAN_CTAG_FILTER |
6104 NETIF_F_IPV6_CSUM |
6105 NETIF_F_TSO |
6106 NETIF_F_TSO6 |
6107 NETIF_F_RXCSUM |
6108 NETIF_F_RXHASH |
6109 0;
6110
6111 /* copy netdev features into list of user selectable features */
6112 netdev->hw_features |= netdev->features;
6113
6114 if (vsi->type == I40E_VSI_MAIN) {
6115 SET_NETDEV_DEV(netdev, &pf->pdev->dev);
6116 memcpy(mac_addr, hw->mac.perm_addr, ETH_ALEN);
6117 } else {
6118 /* relate the VSI_VMDQ name to the VSI_MAIN name */
6119 snprintf(netdev->name, IFNAMSIZ, "%sv%%d",
6120 pf->vsi[pf->lan_vsi]->netdev->name);
6121 random_ether_addr(mac_addr);
6122 i40e_add_filter(vsi, mac_addr, I40E_VLAN_ANY, false, false);
6123 }
6124
6125 memcpy(netdev->dev_addr, mac_addr, ETH_ALEN);
6126 memcpy(netdev->perm_addr, mac_addr, ETH_ALEN);
6127 /* vlan gets same features (except vlan offload)
6128 * after any tweaks for specific VSI types
6129 */
6130 netdev->vlan_features = netdev->features & ~(NETIF_F_HW_VLAN_CTAG_TX |
6131 NETIF_F_HW_VLAN_CTAG_RX |
6132 NETIF_F_HW_VLAN_CTAG_FILTER);
6133 netdev->priv_flags |= IFF_UNICAST_FLT;
6134 netdev->priv_flags |= IFF_SUPP_NOFCS;
6135 /* Setup netdev TC information */
6136 i40e_vsi_config_netdev_tc(vsi, vsi->tc_config.enabled_tc);
6137
6138 netdev->netdev_ops = &i40e_netdev_ops;
6139 netdev->watchdog_timeo = 5 * HZ;
6140 i40e_set_ethtool_ops(netdev);
6141
6142 return 0;
6143}
6144
6145/**
6146 * i40e_vsi_delete - Delete a VSI from the switch
6147 * @vsi: the VSI being removed
6148 *
6149 * Returns 0 on success, negative value on failure
6150 **/
6151static void i40e_vsi_delete(struct i40e_vsi *vsi)
6152{
6153 /* remove default VSI is not allowed */
6154 if (vsi == vsi->back->vsi[vsi->back->lan_vsi])
6155 return;
6156
6157 /* there is no HW VSI for FDIR */
6158 if (vsi->type == I40E_VSI_FDIR)
6159 return;
6160
6161 i40e_aq_delete_element(&vsi->back->hw, vsi->seid, NULL);
6162 return;
6163}
6164
6165/**
6166 * i40e_add_vsi - Add a VSI to the switch
6167 * @vsi: the VSI being configured
6168 *
6169 * This initializes a VSI context depending on the VSI type to be added and
6170 * passes it down to the add_vsi aq command.
6171 **/
6172static int i40e_add_vsi(struct i40e_vsi *vsi)
6173{
6174 int ret = -ENODEV;
6175 struct i40e_mac_filter *f, *ftmp;
6176 struct i40e_pf *pf = vsi->back;
6177 struct i40e_hw *hw = &pf->hw;
6178 struct i40e_vsi_context ctxt;
6179 u8 enabled_tc = 0x1; /* TC0 enabled */
6180 int f_count = 0;
6181
6182 memset(&ctxt, 0, sizeof(ctxt));
6183 switch (vsi->type) {
6184 case I40E_VSI_MAIN:
6185 /* The PF's main VSI is already setup as part of the
6186 * device initialization, so we'll not bother with
6187 * the add_vsi call, but we will retrieve the current
6188 * VSI context.
6189 */
6190 ctxt.seid = pf->main_vsi_seid;
6191 ctxt.pf_num = pf->hw.pf_id;
6192 ctxt.vf_num = 0;
6193 ret = i40e_aq_get_vsi_params(&pf->hw, &ctxt, NULL);
6194 ctxt.flags = I40E_AQ_VSI_TYPE_PF;
6195 if (ret) {
6196 dev_info(&pf->pdev->dev,
6197 "couldn't get pf vsi config, err %d, aq_err %d\n",
6198 ret, pf->hw.aq.asq_last_status);
6199 return -ENOENT;
6200 }
6201 memcpy(&vsi->info, &ctxt.info, sizeof(ctxt.info));
6202 vsi->info.valid_sections = 0;
6203
6204 vsi->seid = ctxt.seid;
6205 vsi->id = ctxt.vsi_number;
6206
6207 enabled_tc = i40e_pf_get_tc_map(pf);
6208
6209 /* MFP mode setup queue map and update VSI */
6210 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
6211 memset(&ctxt, 0, sizeof(ctxt));
6212 ctxt.seid = pf->main_vsi_seid;
6213 ctxt.pf_num = pf->hw.pf_id;
6214 ctxt.vf_num = 0;
6215 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, false);
6216 ret = i40e_aq_update_vsi_params(hw, &ctxt, NULL);
6217 if (ret) {
6218 dev_info(&pf->pdev->dev,
6219 "update vsi failed, aq_err=%d\n",
6220 pf->hw.aq.asq_last_status);
6221 ret = -ENOENT;
6222 goto err;
6223 }
6224 /* update the local VSI info queue map */
6225 i40e_vsi_update_queue_map(vsi, &ctxt);
6226 vsi->info.valid_sections = 0;
6227 } else {
6228 /* Default/Main VSI is only enabled for TC0
6229 * reconfigure it to enable all TCs that are
6230 * available on the port in SFP mode.
6231 */
6232 ret = i40e_vsi_config_tc(vsi, enabled_tc);
6233 if (ret) {
6234 dev_info(&pf->pdev->dev,
6235 "failed to configure TCs for main VSI tc_map 0x%08x, err %d, aq_err %d\n",
6236 enabled_tc, ret,
6237 pf->hw.aq.asq_last_status);
6238 ret = -ENOENT;
6239 }
6240 }
6241 break;
6242
6243 case I40E_VSI_FDIR:
6244 /* no queue mapping or actual HW VSI needed */
6245 vsi->info.valid_sections = 0;
6246 vsi->seid = 0;
6247 vsi->id = 0;
6248 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
6249 return 0;
6250 break;
6251
6252 case I40E_VSI_VMDQ2:
6253 ctxt.pf_num = hw->pf_id;
6254 ctxt.vf_num = 0;
6255 ctxt.uplink_seid = vsi->uplink_seid;
6256 ctxt.connection_type = 0x1; /* regular data port */
6257 ctxt.flags = I40E_AQ_VSI_TYPE_VMDQ2;
6258
6259 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
6260
6261 /* This VSI is connected to VEB so the switch_id
6262 * should be set to zero by default.
6263 */
6264 ctxt.info.switch_id = 0;
6265 ctxt.info.switch_id |= cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_LOCAL_LB);
6266 ctxt.info.switch_id |= cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
6267
6268 /* Setup the VSI tx/rx queue map for TC0 only for now */
6269 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
6270 break;
6271
6272 case I40E_VSI_SRIOV:
6273 ctxt.pf_num = hw->pf_id;
6274 ctxt.vf_num = vsi->vf_id + hw->func_caps.vf_base_id;
6275 ctxt.uplink_seid = vsi->uplink_seid;
6276 ctxt.connection_type = 0x1; /* regular data port */
6277 ctxt.flags = I40E_AQ_VSI_TYPE_VF;
6278
6279 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
6280
6281 /* This VSI is connected to VEB so the switch_id
6282 * should be set to zero by default.
6283 */
6284 ctxt.info.switch_id = cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
6285
6286 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
6287 ctxt.info.port_vlan_flags |= I40E_AQ_VSI_PVLAN_MODE_ALL;
6288 /* Setup the VSI tx/rx queue map for TC0 only for now */
6289 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
6290 break;
6291
6292 default:
6293 return -ENODEV;
6294 }
6295
6296 if (vsi->type != I40E_VSI_MAIN) {
6297 ret = i40e_aq_add_vsi(hw, &ctxt, NULL);
6298 if (ret) {
6299 dev_info(&vsi->back->pdev->dev,
6300 "add vsi failed, aq_err=%d\n",
6301 vsi->back->hw.aq.asq_last_status);
6302 ret = -ENOENT;
6303 goto err;
6304 }
6305 memcpy(&vsi->info, &ctxt.info, sizeof(ctxt.info));
6306 vsi->info.valid_sections = 0;
6307 vsi->seid = ctxt.seid;
6308 vsi->id = ctxt.vsi_number;
6309 }
6310
6311 /* If macvlan filters already exist, force them to get loaded */
6312 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
6313 f->changed = true;
6314 f_count++;
6315 }
6316 if (f_count) {
6317 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
6318 pf->flags |= I40E_FLAG_FILTER_SYNC;
6319 }
6320
6321 /* Update VSI BW information */
6322 ret = i40e_vsi_get_bw_info(vsi);
6323 if (ret) {
6324 dev_info(&pf->pdev->dev,
6325 "couldn't get vsi bw info, err %d, aq_err %d\n",
6326 ret, pf->hw.aq.asq_last_status);
6327 /* VSI is already added so not tearing that up */
6328 ret = 0;
6329 }
6330
6331err:
6332 return ret;
6333}
6334
6335/**
6336 * i40e_vsi_release - Delete a VSI and free its resources
6337 * @vsi: the VSI being removed
6338 *
6339 * Returns 0 on success or < 0 on error
6340 **/
6341int i40e_vsi_release(struct i40e_vsi *vsi)
6342{
6343 struct i40e_mac_filter *f, *ftmp;
6344 struct i40e_veb *veb = NULL;
6345 struct i40e_pf *pf;
6346 u16 uplink_seid;
6347 int i, n;
6348
6349 pf = vsi->back;
6350
6351 /* release of a VEB-owner or last VSI is not allowed */
6352 if (vsi->flags & I40E_VSI_FLAG_VEB_OWNER) {
6353 dev_info(&pf->pdev->dev, "VSI %d has existing VEB %d\n",
6354 vsi->seid, vsi->uplink_seid);
6355 return -ENODEV;
6356 }
6357 if (vsi == pf->vsi[pf->lan_vsi] &&
6358 !test_bit(__I40E_DOWN, &pf->state)) {
6359 dev_info(&pf->pdev->dev, "Can't remove PF VSI\n");
6360 return -ENODEV;
6361 }
6362
6363 uplink_seid = vsi->uplink_seid;
6364 if (vsi->type != I40E_VSI_SRIOV) {
6365 if (vsi->netdev_registered) {
6366 vsi->netdev_registered = false;
6367 if (vsi->netdev) {
6368 /* results in a call to i40e_close() */
6369 unregister_netdev(vsi->netdev);
6370 free_netdev(vsi->netdev);
6371 vsi->netdev = NULL;
6372 }
6373 } else {
6374 if (!test_and_set_bit(__I40E_DOWN, &vsi->state))
6375 i40e_down(vsi);
6376 i40e_vsi_free_irq(vsi);
6377 i40e_vsi_free_tx_resources(vsi);
6378 i40e_vsi_free_rx_resources(vsi);
6379 }
6380 i40e_vsi_disable_irq(vsi);
6381 }
6382
6383 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list)
6384 i40e_del_filter(vsi, f->macaddr, f->vlan,
6385 f->is_vf, f->is_netdev);
6386 i40e_sync_vsi_filters(vsi);
6387
6388 i40e_vsi_delete(vsi);
6389 i40e_vsi_free_q_vectors(vsi);
6390 i40e_vsi_clear_rings(vsi);
6391 i40e_vsi_clear(vsi);
6392
6393 /* If this was the last thing on the VEB, except for the
6394 * controlling VSI, remove the VEB, which puts the controlling
6395 * VSI onto the next level down in the switch.
6396 *
6397 * Well, okay, there's one more exception here: don't remove
6398 * the orphan VEBs yet. We'll wait for an explicit remove request
6399 * from up the network stack.
6400 */
6401 for (n = 0, i = 0; i < pf->hw.func_caps.num_vsis; i++) {
6402 if (pf->vsi[i] &&
6403 pf->vsi[i]->uplink_seid == uplink_seid &&
6404 (pf->vsi[i]->flags & I40E_VSI_FLAG_VEB_OWNER) == 0) {
6405 n++; /* count the VSIs */
6406 }
6407 }
6408 for (i = 0; i < I40E_MAX_VEB; i++) {
6409 if (!pf->veb[i])
6410 continue;
6411 if (pf->veb[i]->uplink_seid == uplink_seid)
6412 n++; /* count the VEBs */
6413 if (pf->veb[i]->seid == uplink_seid)
6414 veb = pf->veb[i];
6415 }
6416 if (n == 0 && veb && veb->uplink_seid != 0)
6417 i40e_veb_release(veb);
6418
6419 return 0;
6420}
6421
6422/**
6423 * i40e_vsi_setup_vectors - Set up the q_vectors for the given VSI
6424 * @vsi: ptr to the VSI
6425 *
6426 * This should only be called after i40e_vsi_mem_alloc() which allocates the
6427 * corresponding SW VSI structure and initializes num_queue_pairs for the
6428 * newly allocated VSI.
6429 *
6430 * Returns 0 on success or negative on failure
6431 **/
6432static int i40e_vsi_setup_vectors(struct i40e_vsi *vsi)
6433{
6434 int ret = -ENOENT;
6435 struct i40e_pf *pf = vsi->back;
6436
493fb300 6437 if (vsi->q_vectors[0]) {
41c445ff
JB		 6438 dev_info(&pf->pdev->dev, "VSI %d has existing q_vectors\n",
6439 vsi->seid);
6440 return -EEXIST;
6441 }
6442
6443 if (vsi->base_vector) {
6444 dev_info(&pf->pdev->dev,
6445 "VSI %d has non-zero base vector %d\n",
6446 vsi->seid, vsi->base_vector);
6447 return -EEXIST;
6448 }
6449
6450 ret = i40e_alloc_q_vectors(vsi);
6451 if (ret) {
6452 dev_info(&pf->pdev->dev,
6453 "failed to allocate %d q_vector for VSI %d, ret=%d\n",
6454 vsi->num_q_vectors, vsi->seid, ret);
6455 vsi->num_q_vectors = 0;
6456 goto vector_setup_out;
6457 }
6458
958a3e3b
SN		 6459 if (vsi->num_q_vectors)
6460 vsi->base_vector = i40e_get_lump(pf, pf->irq_pile,
6461 vsi->num_q_vectors, vsi->idx);
41c445ff
JB		 6462 if (vsi->base_vector < 0) {
6463 dev_info(&pf->pdev->dev,
6464 "failed to get q tracking for VSI %d, err=%d\n",
6465 vsi->seid, vsi->base_vector);
6466 i40e_vsi_free_q_vectors(vsi);
6467 ret = -ENOENT;
6468 goto vector_setup_out;
6469 }
6470
6471vector_setup_out:
6472 return ret;
6473}
6474
bc7d338f
ASJ		 6475/**
6476 * i40e_vsi_reinit_setup - return and reallocate resources for a VSI
6477 * @vsi: pointer to the vsi.
6478 *
6479 * This re-allocates a vsi's queue resources.
6480 *
6481 * Returns pointer to the successfully allocated and configured VSI sw struct
6482 * on success, otherwise returns NULL on failure.
6483 **/
6484static struct i40e_vsi *i40e_vsi_reinit_setup(struct i40e_vsi *vsi)
6485{
6486 struct i40e_pf *pf = vsi->back;
6487 u8 enabled_tc;
6488 int ret;
6489
6490 i40e_put_lump(pf->qp_pile, vsi->base_queue, vsi->idx);
6491 i40e_vsi_clear_rings(vsi);
6492
6493 i40e_vsi_free_arrays(vsi, false);
6494 i40e_set_num_rings_in_vsi(vsi);
6495 ret = i40e_vsi_alloc_arrays(vsi, false);
6496 if (ret)
6497 goto err_vsi;
6498
6499 ret = i40e_get_lump(pf, pf->qp_pile, vsi->alloc_queue_pairs, vsi->idx);
6500 if (ret < 0) {
6501 dev_info(&pf->pdev->dev, "VSI %d get_lump failed %d\n",
6502 vsi->seid, ret);
6503 goto err_vsi;
6504 }
6505 vsi->base_queue = ret;
6506
6507 /* Update the FW view of the VSI. Force a reset of TC and queue
6508 * layout configurations.
6509 */
6510 enabled_tc = pf->vsi[pf->lan_vsi]->tc_config.enabled_tc;
6511 pf->vsi[pf->lan_vsi]->tc_config.enabled_tc = 0;
6512 pf->vsi[pf->lan_vsi]->seid = pf->main_vsi_seid;
6513 i40e_vsi_config_tc(pf->vsi[pf->lan_vsi], enabled_tc);
6514
6515 /* assign it some queues */
6516 ret = i40e_alloc_rings(vsi);
6517 if (ret)
6518 goto err_rings;
6519
6520 /* map all of the rings to the q_vectors */
6521 i40e_vsi_map_rings_to_vectors(vsi);
6522 return vsi;
6523
6524err_rings:
6525 i40e_vsi_free_q_vectors(vsi);
6526 if (vsi->netdev_registered) {
6527 vsi->netdev_registered = false;
6528 unregister_netdev(vsi->netdev);
6529 free_netdev(vsi->netdev);
6530 vsi->netdev = NULL;
6531 }
6532 i40e_aq_delete_element(&pf->hw, vsi->seid, NULL);
6533err_vsi:
6534 i40e_vsi_clear(vsi);
6535 return NULL;
6536}
6537
41c445ff
JB		 6538/**
6539 * i40e_vsi_setup - Set up a VSI by a given type
6540 * @pf: board private structure
6541 * @type: VSI type
6542 * @uplink_seid: the switch element to link to
6543 * @param1: usage depends upon VSI type. For VF types, indicates VF id
6544 *
6545 * This allocates the sw VSI structure and its queue resources, then add a VSI
6546 * to the identified VEB.
6547 *
6548 * Returns pointer to the successfully allocated and configure VSI sw struct on
6549 * success, otherwise returns NULL on failure.
6550 **/
6551struct i40e_vsi *i40e_vsi_setup(struct i40e_pf *pf, u8 type,
6552 u16 uplink_seid, u32 param1)
6553{
6554 struct i40e_vsi *vsi = NULL;
6555 struct i40e_veb *veb = NULL;
6556 int ret, i;
6557 int v_idx;
6558
6559 /* The requested uplink_seid must be either
6560 * - the PF's port seid
6561 * no VEB is needed because this is the PF
6562 * or this is a Flow Director special case VSI
6563 * - seid of an existing VEB
6564 * - seid of a VSI that owns an existing VEB
6565 * - seid of a VSI that doesn't own a VEB
6566 * a new VEB is created and the VSI becomes the owner
6567 * - seid of the PF VSI, which is what creates the first VEB
6568 * this is a special case of the previous
6569 *
6570 * Find which uplink_seid we were given and create a new VEB if needed
6571 */
6572 for (i = 0; i < I40E_MAX_VEB; i++) {
6573 if (pf->veb[i] && pf->veb[i]->seid == uplink_seid) {
6574 veb = pf->veb[i];
6575 break;
6576 }
6577 }
6578
6579 if (!veb && uplink_seid != pf->mac_seid) {
6580
6581 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
6582 if (pf->vsi[i] && pf->vsi[i]->seid == uplink_seid) {
6583 vsi = pf->vsi[i];
6584 break;
6585 }
6586 }
6587 if (!vsi) {
6588 dev_info(&pf->pdev->dev, "no such uplink_seid %d\n",
6589 uplink_seid);
6590 return NULL;
6591 }
6592
6593 if (vsi->uplink_seid == pf->mac_seid)
6594 veb = i40e_veb_setup(pf, 0, pf->mac_seid, vsi->seid,
6595 vsi->tc_config.enabled_tc);
6596 else if ((vsi->flags & I40E_VSI_FLAG_VEB_OWNER) == 0)
6597 veb = i40e_veb_setup(pf, 0, vsi->uplink_seid, vsi->seid,
6598 vsi->tc_config.enabled_tc);
6599
6600 for (i = 0; i < I40E_MAX_VEB && !veb; i++) {
6601 if (pf->veb[i] && pf->veb[i]->seid == vsi->uplink_seid)
6602 veb = pf->veb[i];
6603 }
6604 if (!veb) {
6605 dev_info(&pf->pdev->dev, "couldn't add VEB\n");
6606 return NULL;
6607 }
6608
6609 vsi->flags |= I40E_VSI_FLAG_VEB_OWNER;
6610 uplink_seid = veb->seid;
6611 }
6612
6613 /* get vsi sw struct */
6614 v_idx = i40e_vsi_mem_alloc(pf, type);
6615 if (v_idx < 0)
6616 goto err_alloc;
6617 vsi = pf->vsi[v_idx];
6618 vsi->type = type;
6619 vsi->veb_idx = (veb ? veb->idx : I40E_NO_VEB);
6620
6621 if (type == I40E_VSI_MAIN)
6622 pf->lan_vsi = v_idx;
6623 else if (type == I40E_VSI_SRIOV)
6624 vsi->vf_id = param1;
6625 /* assign it some queues */
6626 ret = i40e_get_lump(pf, pf->qp_pile, vsi->alloc_queue_pairs, vsi->idx);
6627 if (ret < 0) {
6628 dev_info(&pf->pdev->dev, "VSI %d get_lump failed %d\n",
6629 vsi->seid, ret);
6630 goto err_vsi;
6631 }
6632 vsi->base_queue = ret;
6633
6634 /* get a VSI from the hardware */
6635 vsi->uplink_seid = uplink_seid;
6636 ret = i40e_add_vsi(vsi);
6637 if (ret)
6638 goto err_vsi;
6639
6640 switch (vsi->type) {
6641 /* setup the netdev if needed */
6642 case I40E_VSI_MAIN:
6643 case I40E_VSI_VMDQ2:
6644 ret = i40e_config_netdev(vsi);
6645 if (ret)
6646 goto err_netdev;
6647 ret = register_netdev(vsi->netdev);
6648 if (ret)
6649 goto err_netdev;
6650 vsi->netdev_registered = true;
6651 netif_carrier_off(vsi->netdev);
6652 /* fall through */
6653
6654 case I40E_VSI_FDIR:
6655 /* set up vectors and rings if needed */
6656 ret = i40e_vsi_setup_vectors(vsi);
6657 if (ret)
6658 goto err_msix;
6659
6660 ret = i40e_alloc_rings(vsi);
6661 if (ret)
6662 goto err_rings;
6663
6664 /* map all of the rings to the q_vectors */
6665 i40e_vsi_map_rings_to_vectors(vsi);
6666
6667 i40e_vsi_reset_stats(vsi);
6668 break;
6669
6670 default:
6671 /* no netdev or rings for the other VSI types */
6672 break;
6673 }
6674
6675 return vsi;
6676
6677err_rings:
6678 i40e_vsi_free_q_vectors(vsi);
6679err_msix:
6680 if (vsi->netdev_registered) {
6681 vsi->netdev_registered = false;
6682 unregister_netdev(vsi->netdev);
6683 free_netdev(vsi->netdev);
6684 vsi->netdev = NULL;
6685 }
6686err_netdev:
6687 i40e_aq_delete_element(&pf->hw, vsi->seid, NULL);
6688err_vsi:
6689 i40e_vsi_clear(vsi);
6690err_alloc:
6691 return NULL;
6692}
6693
6694/**
6695 * i40e_veb_get_bw_info - Query VEB BW information
6696 * @veb: the veb to query
6697 *
6698 * Query the Tx scheduler BW configuration data for given VEB
6699 **/
6700static int i40e_veb_get_bw_info(struct i40e_veb *veb)
6701{
6702 struct i40e_aqc_query_switching_comp_ets_config_resp ets_data;
6703 struct i40e_aqc_query_switching_comp_bw_config_resp bw_data;
6704 struct i40e_pf *pf = veb->pf;
6705 struct i40e_hw *hw = &pf->hw;
6706 u32 tc_bw_max;
6707 int ret = 0;
6708 int i;
6709
6710 ret = i40e_aq_query_switch_comp_bw_config(hw, veb->seid,
6711 &bw_data, NULL);
6712 if (ret) {
6713 dev_info(&pf->pdev->dev,
6714 "query veb bw config failed, aq_err=%d\n",
6715 hw->aq.asq_last_status);
6716 goto out;
6717 }
6718
6719 ret = i40e_aq_query_switch_comp_ets_config(hw, veb->seid,
6720 &ets_data, NULL);
6721 if (ret) {
6722 dev_info(&pf->pdev->dev,
6723 "query veb bw ets config failed, aq_err=%d\n",
6724 hw->aq.asq_last_status);
6725 goto out;
6726 }
6727
6728 veb->bw_limit = le16_to_cpu(ets_data.port_bw_limit);
6729 veb->bw_max_quanta = ets_data.tc_bw_max;
6730 veb->is_abs_credits = bw_data.absolute_credits_enable;
6731 tc_bw_max = le16_to_cpu(bw_data.tc_bw_max[0]) |
6732 (le16_to_cpu(bw_data.tc_bw_max[1]) << 16);
6733 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
6734 veb->bw_tc_share_credits[i] = bw_data.tc_bw_share_credits[i];
6735 veb->bw_tc_limit_credits[i] =
6736 le16_to_cpu(bw_data.tc_bw_limits[i]);
6737 veb->bw_tc_max_quanta[i] = ((tc_bw_max >> (i*4)) & 0x7);
6738 }
6739
6740out:
6741 return ret;
6742}
6743
6744/**
6745 * i40e_veb_mem_alloc - Allocates the next available struct veb in the PF
6746 * @pf: board private structure
6747 *
6748 * On error: returns error code (negative)
6749 * On success: returns vsi index in PF (positive)
6750 **/
6751static int i40e_veb_mem_alloc(struct i40e_pf *pf)
6752{
6753 int ret = -ENOENT;
6754 struct i40e_veb *veb;
6755 int i;
6756
6757 /* Need to protect the allocation of switch elements at the PF level */
6758 mutex_lock(&pf->switch_mutex);
6759
6760 /* VEB list may be fragmented if VEB creation/destruction has
6761 * been happening. We can afford to do a quick scan to look
6762 * for any free slots in the list.
6763 *
6764 * find next empty veb slot, looping back around if necessary
6765 */
6766 i = 0;
6767 while ((i < I40E_MAX_VEB) && (pf->veb[i] != NULL))
6768 i++;
6769 if (i >= I40E_MAX_VEB) {
6770 ret = -ENOMEM;
6771 goto err_alloc_veb; /* out of VEB slots! */
6772 }
6773
6774 veb = kzalloc(sizeof(*veb), GFP_KERNEL);
6775 if (!veb) {
6776 ret = -ENOMEM;
6777 goto err_alloc_veb;
6778 }
6779 veb->pf = pf;
6780 veb->idx = i;
6781 veb->enabled_tc = 1;
6782
6783 pf->veb[i] = veb;
6784 ret = i;
6785err_alloc_veb:
6786 mutex_unlock(&pf->switch_mutex);
6787 return ret;
6788}
6789
6790/**
6791 * i40e_switch_branch_release - Delete a branch of the switch tree
6792 * @branch: where to start deleting
6793 *
6794 * This uses recursion to find the tips of the branch to be
6795 * removed, deleting until we get back to and can delete this VEB.
6796 **/
6797static void i40e_switch_branch_release(struct i40e_veb *branch)
6798{
6799 struct i40e_pf *pf = branch->pf;
6800 u16 branch_seid = branch->seid;
6801 u16 veb_idx = branch->idx;
6802 int i;
6803
6804 /* release any VEBs on this VEB - RECURSION */
6805 for (i = 0; i < I40E_MAX_VEB; i++) {
6806 if (!pf->veb[i])
6807 continue;
6808 if (pf->veb[i]->uplink_seid == branch->seid)
6809 i40e_switch_branch_release(pf->veb[i]);
6810 }
6811
6812 /* Release the VSIs on this VEB, but not the owner VSI.
6813 *
6814 * NOTE: Removing the last VSI on a VEB has the SIDE EFFECT of removing
6815 * the VEB itself, so don't use (*branch) after this loop.
6816 */
6817 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
6818 if (!pf->vsi[i])
6819 continue;
6820 if (pf->vsi[i]->uplink_seid == branch_seid &&
6821 (pf->vsi[i]->flags & I40E_VSI_FLAG_VEB_OWNER) == 0) {
6822 i40e_vsi_release(pf->vsi[i]);
6823 }
6824 }
6825
6826 /* There's one corner case where the VEB might not have been
6827 * removed, so double check it here and remove it if needed.
6828 * This case happens if the veb was created from the debugfs
6829 * commands and no VSIs were added to it.
6830 */
6831 if (pf->veb[veb_idx])
6832 i40e_veb_release(pf->veb[veb_idx]);
6833}
6834
6835/**
6836 * i40e_veb_clear - remove veb struct
6837 * @veb: the veb to remove
6838 **/
6839static void i40e_veb_clear(struct i40e_veb *veb)
6840{
6841 if (!veb)
6842 return;
6843
6844 if (veb->pf) {
6845 struct i40e_pf *pf = veb->pf;
6846
6847 mutex_lock(&pf->switch_mutex);
6848 if (pf->veb[veb->idx] == veb)
6849 pf->veb[veb->idx] = NULL;
6850 mutex_unlock(&pf->switch_mutex);
6851 }
6852
6853 kfree(veb);
6854}
6855
6856/**
6857 * i40e_veb_release - Delete a VEB and free its resources
6858 * @veb: the VEB being removed
6859 **/
6860void i40e_veb_release(struct i40e_veb *veb)
6861{
6862 struct i40e_vsi *vsi = NULL;
6863 struct i40e_pf *pf;
6864 int i, n = 0;
6865
6866 pf = veb->pf;
6867
6868 /* find the remaining VSI and check for extras */
6869 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
6870 if (pf->vsi[i] && pf->vsi[i]->uplink_seid == veb->seid) {
6871 n++;
6872 vsi = pf->vsi[i];
6873 }
6874 }
6875 if (n != 1) {
6876 dev_info(&pf->pdev->dev,
6877 "can't remove VEB %d with %d VSIs left\n",
6878 veb->seid, n);
6879 return;
6880 }
6881
6882 /* move the remaining VSI to uplink veb */
6883 vsi->flags &= ~I40E_VSI_FLAG_VEB_OWNER;
6884 if (veb->uplink_seid) {
6885 vsi->uplink_seid = veb->uplink_seid;
6886 if (veb->uplink_seid == pf->mac_seid)
6887 vsi->veb_idx = I40E_NO_VEB;
6888 else
6889 vsi->veb_idx = veb->veb_idx;
6890 } else {
6891 /* floating VEB */
6892 vsi->uplink_seid = pf->vsi[pf->lan_vsi]->uplink_seid;
6893 vsi->veb_idx = pf->vsi[pf->lan_vsi]->veb_idx;
6894 }
6895
6896 i40e_aq_delete_element(&pf->hw, veb->seid, NULL);
6897 i40e_veb_clear(veb);
6898
6899 return;
6900}
6901
6902/**
6903 * i40e_add_veb - create the VEB in the switch
6904 * @veb: the VEB to be instantiated
6905 * @vsi: the controlling VSI
6906 **/
6907static int i40e_add_veb(struct i40e_veb *veb, struct i40e_vsi *vsi)
6908{
6909 bool is_default = (vsi->idx == vsi->back->lan_vsi);
e1c51b95 6910 bool is_cloud = false;
41c445ff
JB		 6911 int ret;
6912
6913 /* get a VEB from the hardware */
6914 ret = i40e_aq_add_veb(&veb->pf->hw, veb->uplink_seid, vsi->seid,
e1c51b95
KS		 6915 veb->enabled_tc, is_default,
6916 is_cloud, &veb->seid, NULL);
41c445ff
JB		 6917 if (ret) {
6918 dev_info(&veb->pf->pdev->dev,
6919 "couldn't add VEB, err %d, aq_err %d\n",
6920 ret, veb->pf->hw.aq.asq_last_status);
6921 return -EPERM;
6922 }
6923
6924 /* get statistics counter */
6925 ret = i40e_aq_get_veb_parameters(&veb->pf->hw, veb->seid, NULL, NULL,
6926 &veb->stats_idx, NULL, NULL, NULL);
6927 if (ret) {
6928 dev_info(&veb->pf->pdev->dev,
6929 "couldn't get VEB statistics idx, err %d, aq_err %d\n",
6930 ret, veb->pf->hw.aq.asq_last_status);
6931 return -EPERM;
6932 }
6933 ret = i40e_veb_get_bw_info(veb);
6934 if (ret) {
6935 dev_info(&veb->pf->pdev->dev,
6936 "couldn't get VEB bw info, err %d, aq_err %d\n",
6937 ret, veb->pf->hw.aq.asq_last_status);
6938 i40e_aq_delete_element(&veb->pf->hw, veb->seid, NULL);
6939 return -ENOENT;
6940 }
6941
6942 vsi->uplink_seid = veb->seid;
6943 vsi->veb_idx = veb->idx;
6944 vsi->flags |= I40E_VSI_FLAG_VEB_OWNER;
6945
6946 return 0;
6947}
6948
6949/**
6950 * i40e_veb_setup - Set up a VEB
6951 * @pf: board private structure
6952 * @flags: VEB setup flags
6953 * @uplink_seid: the switch element to link to
6954 * @vsi_seid: the initial VSI seid
6955 * @enabled_tc: Enabled TC bit-map
6956 *
6957 * This allocates the sw VEB structure and links it into the switch
6958 * It is possible and legal for this to be a duplicate of an already
6959 * existing VEB. It is also possible for both uplink and vsi seids
6960 * to be zero, in order to create a floating VEB.
6961 *
6962 * Returns pointer to the successfully allocated VEB sw struct on
6963 * success, otherwise returns NULL on failure.
6964 **/
6965struct i40e_veb *i40e_veb_setup(struct i40e_pf *pf, u16 flags,
6966 u16 uplink_seid, u16 vsi_seid,
6967 u8 enabled_tc)
6968{
6969 struct i40e_veb *veb, *uplink_veb = NULL;
6970 int vsi_idx, veb_idx;
6971 int ret;
6972
6973 /* if one seid is 0, the other must be 0 to create a floating relay */
6974 if ((uplink_seid == 0 || vsi_seid == 0) &&
6975 (uplink_seid + vsi_seid != 0)) {
6976 dev_info(&pf->pdev->dev,
6977 "one, not both seid's are 0: uplink=%d vsi=%d\n",
6978 uplink_seid, vsi_seid);
6979 return NULL;
6980 }
6981
6982 /* make sure there is such a vsi and uplink */
6983 for (vsi_idx = 0; vsi_idx < pf->hw.func_caps.num_vsis; vsi_idx++)
6984 if (pf->vsi[vsi_idx] && pf->vsi[vsi_idx]->seid == vsi_seid)
6985 break;
6986 if (vsi_idx >= pf->hw.func_caps.num_vsis && vsi_seid != 0) {
6987 dev_info(&pf->pdev->dev, "vsi seid %d not found\n",
6988 vsi_seid);
6989 return NULL;
6990 }
6991
6992 if (uplink_seid && uplink_seid != pf->mac_seid) {
6993 for (veb_idx = 0; veb_idx < I40E_MAX_VEB; veb_idx++) {
6994 if (pf->veb[veb_idx] &&
6995 pf->veb[veb_idx]->seid == uplink_seid) {
6996 uplink_veb = pf->veb[veb_idx];
6997 break;
6998 }
6999 }
7000 if (!uplink_veb) {
7001 dev_info(&pf->pdev->dev,
7002 "uplink seid %d not found\n", uplink_seid);
7003 return NULL;
7004 }
7005 }
7006
7007 /* get veb sw struct */
7008 veb_idx = i40e_veb_mem_alloc(pf);
7009 if (veb_idx < 0)
7010 goto err_alloc;
7011 veb = pf->veb[veb_idx];
7012 veb->flags = flags;
7013 veb->uplink_seid = uplink_seid;
7014 veb->veb_idx = (uplink_veb ? uplink_veb->idx : I40E_NO_VEB);
7015 veb->enabled_tc = (enabled_tc ? enabled_tc : 0x1);
7016
7017 /* create the VEB in the switch */
7018 ret = i40e_add_veb(veb, pf->vsi[vsi_idx]);
7019 if (ret)
7020 goto err_veb;
7021
7022 return veb;
7023
7024err_veb:
7025 i40e_veb_clear(veb);
7026err_alloc:
7027 return NULL;
7028}
7029
7030/**
7031 * i40e_setup_pf_switch_element - set pf vars based on switch type
7032 * @pf: board private structure
7033 * @ele: element we are building info from
7034 * @num_reported: total number of elements
7035 * @printconfig: should we print the contents
7036 *
7037 * helper function to assist in extracting a few useful SEID values.
7038 **/
7039static void i40e_setup_pf_switch_element(struct i40e_pf *pf,
7040 struct i40e_aqc_switch_config_element_resp *ele,
7041 u16 num_reported, bool printconfig)
7042{
7043 u16 downlink_seid = le16_to_cpu(ele->downlink_seid);
7044 u16 uplink_seid = le16_to_cpu(ele->uplink_seid);
7045 u8 element_type = ele->element_type;
7046 u16 seid = le16_to_cpu(ele->seid);
7047
7048 if (printconfig)
7049 dev_info(&pf->pdev->dev,
7050 "type=%d seid=%d uplink=%d downlink=%d\n",
7051 element_type, seid, uplink_seid, downlink_seid);
7052
7053 switch (element_type) {
7054 case I40E_SWITCH_ELEMENT_TYPE_MAC:
7055 pf->mac_seid = seid;
7056 break;
7057 case I40E_SWITCH_ELEMENT_TYPE_VEB:
7058 /* Main VEB? */
7059 if (uplink_seid != pf->mac_seid)
7060 break;
7061 if (pf->lan_veb == I40E_NO_VEB) {
7062 int v;
7063
7064 /* find existing or else empty VEB */
7065 for (v = 0; v < I40E_MAX_VEB; v++) {
7066 if (pf->veb[v] && (pf->veb[v]->seid == seid)) {
7067 pf->lan_veb = v;
7068 break;
7069 }
7070 }
7071 if (pf->lan_veb == I40E_NO_VEB) {
7072 v = i40e_veb_mem_alloc(pf);
7073 if (v < 0)
7074 break;
7075 pf->lan_veb = v;
7076 }
7077 }
7078
7079 pf->veb[pf->lan_veb]->seid = seid;
7080 pf->veb[pf->lan_veb]->uplink_seid = pf->mac_seid;
7081 pf->veb[pf->lan_veb]->pf = pf;
7082 pf->veb[pf->lan_veb]->veb_idx = I40E_NO_VEB;
7083 break;
7084 case I40E_SWITCH_ELEMENT_TYPE_VSI:
7085 if (num_reported != 1)
7086 break;
7087 /* This is immediately after a reset so we can assume this is
7088 * the PF's VSI
7089 */
7090 pf->mac_seid = uplink_seid;
7091 pf->pf_seid = downlink_seid;
7092 pf->main_vsi_seid = seid;
7093 if (printconfig)
7094 dev_info(&pf->pdev->dev,
7095 "pf_seid=%d main_vsi_seid=%d\n",
7096 pf->pf_seid, pf->main_vsi_seid);
7097 break;
7098 case I40E_SWITCH_ELEMENT_TYPE_PF:
7099 case I40E_SWITCH_ELEMENT_TYPE_VF:
7100 case I40E_SWITCH_ELEMENT_TYPE_EMP:
7101 case I40E_SWITCH_ELEMENT_TYPE_BMC:
7102 case I40E_SWITCH_ELEMENT_TYPE_PE:
7103 case I40E_SWITCH_ELEMENT_TYPE_PA:
7104 /* ignore these for now */
7105 break;
7106 default:
7107 dev_info(&pf->pdev->dev, "unknown element type=%d seid=%d\n",
7108 element_type, seid);
7109 break;
7110 }
7111}
7112
7113/**
7114 * i40e_fetch_switch_configuration - Get switch config from firmware
7115 * @pf: board private structure
7116 * @printconfig: should we print the contents
7117 *
7118 * Get the current switch configuration from the device and
7119 * extract a few useful SEID values.
7120 **/
7121int i40e_fetch_switch_configuration(struct i40e_pf *pf, bool printconfig)
7122{
7123 struct i40e_aqc_get_switch_config_resp *sw_config;
7124 u16 next_seid = 0;
7125 int ret = 0;
7126 u8 *aq_buf;
7127 int i;
7128
7129 aq_buf = kzalloc(I40E_AQ_LARGE_BUF, GFP_KERNEL);
7130 if (!aq_buf)
7131 return -ENOMEM;
7132
7133 sw_config = (struct i40e_aqc_get_switch_config_resp *)aq_buf;
7134 do {
7135 u16 num_reported, num_total;
7136
7137 ret = i40e_aq_get_switch_config(&pf->hw, sw_config,
7138 I40E_AQ_LARGE_BUF,
7139 &next_seid, NULL);
7140 if (ret) {
7141 dev_info(&pf->pdev->dev,
7142 "get switch config failed %d aq_err=%x\n",
7143 ret, pf->hw.aq.asq_last_status);
7144 kfree(aq_buf);
7145 return -ENOENT;
7146 }
7147
7148 num_reported = le16_to_cpu(sw_config->header.num_reported);
7149 num_total = le16_to_cpu(sw_config->header.num_total);
7150
7151 if (printconfig)
7152 dev_info(&pf->pdev->dev,
7153 "header: %d reported %d total\n",
7154 num_reported, num_total);
7155
7156 if (num_reported) {
7157 int sz = sizeof(*sw_config) * num_reported;
7158
7159 kfree(pf->sw_config);
7160 pf->sw_config = kzalloc(sz, GFP_KERNEL);
7161 if (pf->sw_config)
7162 memcpy(pf->sw_config, sw_config, sz);
7163 }
7164
7165 for (i = 0; i < num_reported; i++) {
7166 struct i40e_aqc_switch_config_element_resp *ele =
7167 &sw_config->element[i];
7168
7169 i40e_setup_pf_switch_element(pf, ele, num_reported,
7170 printconfig);
7171 }
7172 } while (next_seid != 0);
7173
7174 kfree(aq_buf);
7175 return ret;
7176}
7177
7178/**
7179 * i40e_setup_pf_switch - Setup the HW switch on startup or after reset
7180 * @pf: board private structure
bc7d338f 7181 * @reinit: if the Main VSI needs to re-initialized.
41c445ff
JB		 7182 *
7183 * Returns 0 on success, negative value on failure
7184 **/
bc7d338f 7185static int i40e_setup_pf_switch(struct i40e_pf *pf, bool reinit)
41c445ff 7186{
895106a5 7187 u32 rxfc = 0, txfc = 0, rxfc_reg;
41c445ff
JB		 7188 int ret;
7189
7190 /* find out what's out there already */
7191 ret = i40e_fetch_switch_configuration(pf, false);
7192 if (ret) {
7193 dev_info(&pf->pdev->dev,
7194 "couldn't fetch switch config, err %d, aq_err %d\n",
7195 ret, pf->hw.aq.asq_last_status);
7196 return ret;
7197 }
7198 i40e_pf_reset_stats(pf);
7199
7200 /* fdir VSI must happen first to be sure it gets queue 0, but only
7201 * if there is enough room for the fdir VSI
7202 */
7203 if (pf->num_lan_qps > 1)
7204 i40e_fdir_setup(pf);
7205
7206 /* first time setup */
bc7d338f 7207 if (pf->lan_vsi == I40E_NO_VSI || reinit) {
41c445ff
JB		 7208 struct i40e_vsi *vsi = NULL;
7209 u16 uplink_seid;
7210
7211 /* Set up the PF VSI associated with the PF's main VSI
7212 * that is already in the HW switch
7213 */
7214 if (pf->lan_veb != I40E_NO_VEB && pf->veb[pf->lan_veb])
7215 uplink_seid = pf->veb[pf->lan_veb]->seid;
7216 else
7217 uplink_seid = pf->mac_seid;
bc7d338f
ASJ		 7218 if (pf->lan_vsi == I40E_NO_VSI)
7219 vsi = i40e_vsi_setup(pf, I40E_VSI_MAIN, uplink_seid, 0);
7220 else if (reinit)
7221 vsi = i40e_vsi_reinit_setup(pf->vsi[pf->lan_vsi]);
41c445ff
JB		 7222 if (!vsi) {
7223 dev_info(&pf->pdev->dev, "setup of MAIN VSI failed\n");
7224 i40e_fdir_teardown(pf);
7225 return -EAGAIN;
7226 }
7227 /* accommodate kcompat by copying the main VSI queue count
7228 * into the pf, since this newer code pushes the pf queue
7229 * info down a level into a VSI
7230 */
ac6c5e3d
SN		 7231 pf->num_rx_queues = vsi->num_queue_pairs;
7232 pf->num_tx_queues = vsi->num_queue_pairs;
41c445ff
JB		 7233 } else {
7234 /* force a reset of TC and queue layout configurations */
7235 u8 enabled_tc = pf->vsi[pf->lan_vsi]->tc_config.enabled_tc;
7236 pf->vsi[pf->lan_vsi]->tc_config.enabled_tc = 0;
7237 pf->vsi[pf->lan_vsi]->seid = pf->main_vsi_seid;
7238 i40e_vsi_config_tc(pf->vsi[pf->lan_vsi], enabled_tc);
7239 }
7240 i40e_vlan_stripping_disable(pf->vsi[pf->lan_vsi]);
7241
7242 /* Setup static PF queue filter control settings */
7243 ret = i40e_setup_pf_filter_control(pf);
7244 if (ret) {
7245 dev_info(&pf->pdev->dev, "setup_pf_filter_control failed: %d\n",
7246 ret);
7247 /* Failure here should not stop continuing other steps */
7248 }
7249
7250 /* enable RSS in the HW, even for only one queue, as the stack can use
7251 * the hash
7252 */
7253 if ((pf->flags & I40E_FLAG_RSS_ENABLED))
7254 i40e_config_rss(pf);
7255
7256 /* fill in link information and enable LSE reporting */
7257 i40e_aq_get_link_info(&pf->hw, true, NULL, NULL);
7258 i40e_link_event(pf);
7259
d52c20b7 7260 /* Initialize user-specific link properties */
41c445ff
JB		 7261 pf->fc_autoneg_status = ((pf->hw.phy.link_info.an_info &
7262 I40E_AQ_AN_COMPLETED) ? true : false);
d52c20b7
JB		 7263 /* requested_mode is set in probe or by ethtool */
7264 if (!pf->fc_autoneg_status)
7265 goto no_autoneg;
7266
7267 if ((pf->hw.phy.link_info.an_info & I40E_AQ_LINK_PAUSE_TX) &&
7268 (pf->hw.phy.link_info.an_info & I40E_AQ_LINK_PAUSE_RX))
41c445ff
JB		 7269 pf->hw.fc.current_mode = I40E_FC_FULL;
7270 else if (pf->hw.phy.link_info.an_info & I40E_AQ_LINK_PAUSE_TX)
7271 pf->hw.fc.current_mode = I40E_FC_TX_PAUSE;
7272 else if (pf->hw.phy.link_info.an_info & I40E_AQ_LINK_PAUSE_RX)
7273 pf->hw.fc.current_mode = I40E_FC_RX_PAUSE;
7274 else
d52c20b7
JB		 7275 pf->hw.fc.current_mode = I40E_FC_NONE;
7276
7277 /* sync the flow control settings with the auto-neg values */
7278 switch (pf->hw.fc.current_mode) {
7279 case I40E_FC_FULL:
7280 txfc = 1;
7281 rxfc = 1;
7282 break;
7283 case I40E_FC_TX_PAUSE:
7284 txfc = 1;
7285 rxfc = 0;
7286 break;
7287 case I40E_FC_RX_PAUSE:
7288 txfc = 0;
7289 rxfc = 1;
7290 break;
7291 case I40E_FC_NONE:
7292 case I40E_FC_DEFAULT:
7293 txfc = 0;
7294 rxfc = 0;
7295 break;
7296 case I40E_FC_PFC:
7297 /* TBD */
7298 break;
7299 /* no default case, we have to handle all possibilities here */
7300 }
7301
7302 wr32(&pf->hw, I40E_PRTDCB_FCCFG, txfc << I40E_PRTDCB_FCCFG_TFCE_SHIFT);
7303
7304 rxfc_reg = rd32(&pf->hw, I40E_PRTDCB_MFLCN) &
7305 ~I40E_PRTDCB_MFLCN_RFCE_MASK;
7306 rxfc_reg |= (rxfc << I40E_PRTDCB_MFLCN_RFCE_SHIFT);
7307
7308 wr32(&pf->hw, I40E_PRTDCB_MFLCN, rxfc_reg);
41c445ff 7309
d52c20b7
JB		 7310 goto fc_complete;
7311
7312no_autoneg:
7313 /* disable L2 flow control, user can turn it on if they wish */
7314 wr32(&pf->hw, I40E_PRTDCB_FCCFG, 0);
7315 wr32(&pf->hw, I40E_PRTDCB_MFLCN, rd32(&pf->hw, I40E_PRTDCB_MFLCN) &
7316 ~I40E_PRTDCB_MFLCN_RFCE_MASK);
7317
7318fc_complete:
41c445ff
JB		 7319 return ret;
7320}
7321
7322/**
7323 * i40e_set_rss_size - helper to set rss_size
7324 * @pf: board private structure
7325 * @queues_left: how many queues
7326 */
7327static u16 i40e_set_rss_size(struct i40e_pf *pf, int queues_left)
7328{
7329 int num_tc0;
7330
7331 num_tc0 = min_t(int, queues_left, pf->rss_size_max);
bf051a3b 7332 num_tc0 = min_t(int, num_tc0, num_online_cpus());
41c445ff
JB		 7333 num_tc0 = rounddown_pow_of_two(num_tc0);
7334
7335 return num_tc0;
7336}
7337
7338/**
7339 * i40e_determine_queue_usage - Work out queue distribution
7340 * @pf: board private structure
7341 **/
7342static void i40e_determine_queue_usage(struct i40e_pf *pf)
7343{
7344 int accum_tc_size;
7345 int queues_left;
7346
7347 pf->num_lan_qps = 0;
7348 pf->num_tc_qps = rounddown_pow_of_two(pf->num_tc_qps);
7349 accum_tc_size = (I40E_MAX_TRAFFIC_CLASS - 1) * pf->num_tc_qps;
7350
7351 /* Find the max queues to be put into basic use. We'll always be
7352 * using TC0, whether or not DCB is running, and TC0 will get the
7353 * big RSS set.
7354 */
7355 queues_left = pf->hw.func_caps.num_tx_qp;
7356
7357 if (!((pf->flags & I40E_FLAG_MSIX_ENABLED) &&
7358 (pf->flags & I40E_FLAG_MQ_ENABLED)) ||
7359 !(pf->flags & (I40E_FLAG_RSS_ENABLED |
7360 I40E_FLAG_FDIR_ENABLED | I40E_FLAG_DCB_ENABLED)) ||
7361 (queues_left == 1)) {
7362
7363 /* one qp for PF, no queues for anything else */
7364 queues_left = 0;
7365 pf->rss_size = pf->num_lan_qps = 1;
7366
7367 /* make sure all the fancies are disabled */
7368 pf->flags &= ~(I40E_FLAG_RSS_ENABLED |
7369 I40E_FLAG_MQ_ENABLED |
7370 I40E_FLAG_FDIR_ENABLED |
7371 I40E_FLAG_FDIR_ATR_ENABLED |
7372 I40E_FLAG_DCB_ENABLED |
7373 I40E_FLAG_SRIOV_ENABLED |
7374 I40E_FLAG_VMDQ_ENABLED);
7375
7376 } else if (pf->flags & I40E_FLAG_RSS_ENABLED &&
7377 !(pf->flags & I40E_FLAG_FDIR_ENABLED) &&
7378 !(pf->flags & I40E_FLAG_DCB_ENABLED)) {
7379
7380 pf->rss_size = i40e_set_rss_size(pf, queues_left);
7381
7382 queues_left -= pf->rss_size;
f8ff1464 7383 pf->num_lan_qps = pf->rss_size_max;
41c445ff
JB		 7384
7385 } else if (pf->flags & I40E_FLAG_RSS_ENABLED &&
7386 !(pf->flags & I40E_FLAG_FDIR_ENABLED) &&
7387 (pf->flags & I40E_FLAG_DCB_ENABLED)) {
7388
7389 /* save num_tc_qps queues for TCs 1 thru 7 and the rest
7390 * are set up for RSS in TC0
7391 */
7392 queues_left -= accum_tc_size;
7393
7394 pf->rss_size = i40e_set_rss_size(pf, queues_left);
7395
7396 queues_left -= pf->rss_size;
7397 if (queues_left < 0) {
7398 dev_info(&pf->pdev->dev, "not enough queues for DCB\n");
7399 return;
7400 }
7401
f8ff1464 7402 pf->num_lan_qps = pf->rss_size_max + accum_tc_size;
41c445ff
JB		 7403
7404 } else if (pf->flags & I40E_FLAG_RSS_ENABLED &&
7405 (pf->flags & I40E_FLAG_FDIR_ENABLED) &&
7406 !(pf->flags & I40E_FLAG_DCB_ENABLED)) {
7407
7408 queues_left -= 1; /* save 1 queue for FD */
7409
7410 pf->rss_size = i40e_set_rss_size(pf, queues_left);
7411
7412 queues_left -= pf->rss_size;
7413 if (queues_left < 0) {
7414 dev_info(&pf->pdev->dev, "not enough queues for Flow Director\n");
7415 return;
7416 }
7417
f8ff1464 7418 pf->num_lan_qps = pf->rss_size_max;
41c445ff
JB		 7419
7420 } else if (pf->flags & I40E_FLAG_RSS_ENABLED &&
7421 (pf->flags & I40E_FLAG_FDIR_ENABLED) &&
7422 (pf->flags & I40E_FLAG_DCB_ENABLED)) {
7423
7424 /* save 1 queue for TCs 1 thru 7,
7425 * 1 queue for flow director,
7426 * and the rest are set up for RSS in TC0
7427 */
7428 queues_left -= 1;
7429 queues_left -= accum_tc_size;
7430
7431 pf->rss_size = i40e_set_rss_size(pf, queues_left);
7432 queues_left -= pf->rss_size;
7433 if (queues_left < 0) {
7434 dev_info(&pf->pdev->dev, "not enough queues for DCB and Flow Director\n");
7435 return;
7436 }
7437
f8ff1464 7438 pf->num_lan_qps = pf->rss_size_max + accum_tc_size;
41c445ff
JB		 7439
7440 } else {
7441 dev_info(&pf->pdev->dev,
7442 "Invalid configuration, flags=0x%08llx\n", pf->flags);
7443 return;
7444 }
7445
7446 if ((pf->flags & I40E_FLAG_SRIOV_ENABLED) &&
7447 pf->num_vf_qps && pf->num_req_vfs && queues_left) {
7448 pf->num_req_vfs = min_t(int, pf->num_req_vfs, (queues_left /
7449 pf->num_vf_qps));
7450 queues_left -= (pf->num_req_vfs * pf->num_vf_qps);
7451 }
7452
7453 if ((pf->flags & I40E_FLAG_VMDQ_ENABLED) &&
7454 pf->num_vmdq_vsis && pf->num_vmdq_qps && queues_left) {
7455 pf->num_vmdq_vsis = min_t(int, pf->num_vmdq_vsis,
7456 (queues_left / pf->num_vmdq_qps));
7457 queues_left -= (pf->num_vmdq_vsis * pf->num_vmdq_qps);
7458 }
7459
f8ff1464 7460 pf->queues_left = queues_left;
41c445ff
JB		 7461 return;
7462}
7463
7464/**
7465 * i40e_setup_pf_filter_control - Setup PF static filter control
7466 * @pf: PF to be setup
7467 *
7468 * i40e_setup_pf_filter_control sets up a pf's initial filter control
7469 * settings. If PE/FCoE are enabled then it will also set the per PF
7470 * based filter sizes required for them. It also enables Flow director,
7471 * ethertype and macvlan type filter settings for the pf.
7472 *
7473 * Returns 0 on success, negative on failure
7474 **/
7475static int i40e_setup_pf_filter_control(struct i40e_pf *pf)
7476{
7477 struct i40e_filter_control_settings *settings = &pf->filter_settings;
7478
7479 settings->hash_lut_size = I40E_HASH_LUT_SIZE_128;
7480
7481 /* Flow Director is enabled */
7482 if (pf->flags & (I40E_FLAG_FDIR_ENABLED | I40E_FLAG_FDIR_ATR_ENABLED))
7483 settings->enable_fdir = true;
7484
7485 /* Ethtype and MACVLAN filters enabled for PF */
7486 settings->enable_ethtype = true;
7487 settings->enable_macvlan = true;
7488
7489 if (i40e_set_filter_control(&pf->hw, settings))
7490 return -ENOENT;
7491
7492 return 0;
7493}
7494
7495/**
7496 * i40e_probe - Device initialization routine
7497 * @pdev: PCI device information struct
7498 * @ent: entry in i40e_pci_tbl
7499 *
7500 * i40e_probe initializes a pf identified by a pci_dev structure.
7501 * The OS initialization, configuring of the pf private structure,
7502 * and a hardware reset occur.
7503 *
7504 * Returns 0 on success, negative on failure
7505 **/
7506static int i40e_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
7507{
7508 struct i40e_driver_version dv;
7509 struct i40e_pf *pf;
7510 struct i40e_hw *hw;
93cd765b 7511 static u16 pfs_found;
d4dfb81a 7512 u16 link_status;
41c445ff
JB		 7513 int err = 0;
7514 u32 len;
7515
7516 err = pci_enable_device_mem(pdev);
7517 if (err)
7518 return err;
7519
7520 /* set up for high or low dma */
7521 if (!dma_set_mask(&pdev->dev, DMA_BIT_MASK(64))) {
7522 /* coherent mask for the same size will always succeed if
7523 * dma_set_mask does
7524 */
7525 dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64));
7526 } else if (!dma_set_mask(&pdev->dev, DMA_BIT_MASK(32))) {
7527 dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32));
7528 } else {
7529 dev_err(&pdev->dev, "DMA configuration failed: %d\n", err);
7530 err = -EIO;
7531 goto err_dma;
7532 }
7533
7534 /* set up pci connections */
7535 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
7536 IORESOURCE_MEM), i40e_driver_name);
7537 if (err) {
7538 dev_info(&pdev->dev,
7539 "pci_request_selected_regions failed %d\n", err);
7540 goto err_pci_reg;
7541 }
7542
7543 pci_enable_pcie_error_reporting(pdev);
7544 pci_set_master(pdev);
7545
7546 /* Now that we have a PCI connection, we need to do the
7547 * low level device setup. This is primarily setting up
7548 * the Admin Queue structures and then querying for the
7549 * device's current profile information.
7550 */
7551 pf = kzalloc(sizeof(*pf), GFP_KERNEL);
7552 if (!pf) {
7553 err = -ENOMEM;
7554 goto err_pf_alloc;
7555 }
7556 pf->next_vsi = 0;
7557 pf->pdev = pdev;
7558 set_bit(__I40E_DOWN, &pf->state);
7559
7560 hw = &pf->hw;
7561 hw->back = pf;
7562 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
7563 pci_resource_len(pdev, 0));
7564 if (!hw->hw_addr) {
7565 err = -EIO;
7566 dev_info(&pdev->dev, "ioremap(0x%04x, 0x%04x) failed: 0x%x\n",
7567 (unsigned int)pci_resource_start(pdev, 0),
7568 (unsigned int)pci_resource_len(pdev, 0), err);
7569 goto err_ioremap;
7570 }
7571 hw->vendor_id = pdev->vendor;
7572 hw->device_id = pdev->device;
7573 pci_read_config_byte(pdev, PCI_REVISION_ID, &hw->revision_id);
7574 hw->subsystem_vendor_id = pdev->subsystem_vendor;
7575 hw->subsystem_device_id = pdev->subsystem_device;
7576 hw->bus.device = PCI_SLOT(pdev->devfn);
7577 hw->bus.func = PCI_FUNC(pdev->devfn);
93cd765b 7578 pf->instance = pfs_found;
41c445ff 7579
7134f9ce
JB		 7580 /* do a special CORER for clearing PXE mode once at init */
7581 if (hw->revision_id == 0 &&
7582 (rd32(hw, I40E_GLLAN_RCTL_0) & I40E_GLLAN_RCTL_0_PXE_MODE_MASK)) {
7583 wr32(hw, I40E_GLGEN_RTRIG, I40E_GLGEN_RTRIG_CORER_MASK);
7584 i40e_flush(hw);
7585 msleep(200);
7586 pf->corer_count++;
7587
7588 i40e_clear_pxe_mode(hw);
7589 }
7590
41c445ff
JB		 7591 /* Reset here to make sure all is clean and to define PF 'n' */
7592 err = i40e_pf_reset(hw);
7593 if (err) {
7594 dev_info(&pdev->dev, "Initial pf_reset failed: %d\n", err);
7595 goto err_pf_reset;
7596 }
7597 pf->pfr_count++;
7598
7599 hw->aq.num_arq_entries = I40E_AQ_LEN;
7600 hw->aq.num_asq_entries = I40E_AQ_LEN;
7601 hw->aq.arq_buf_size = I40E_MAX_AQ_BUF_SIZE;
7602 hw->aq.asq_buf_size = I40E_MAX_AQ_BUF_SIZE;
7603 pf->adminq_work_limit = I40E_AQ_WORK_LIMIT;
7604 snprintf(pf->misc_int_name, sizeof(pf->misc_int_name) - 1,
7605 "%s-pf%d:misc",
7606 dev_driver_string(&pf->pdev->dev), pf->hw.pf_id);
7607
7608 err = i40e_init_shared_code(hw);
7609 if (err) {
7610 dev_info(&pdev->dev, "init_shared_code failed: %d\n", err);
7611 goto err_pf_reset;
7612 }
7613
d52c20b7
JB		 7614 /* set up a default setting for link flow control */
7615 pf->hw.fc.requested_mode = I40E_FC_NONE;
7616
41c445ff
JB		 7617 err = i40e_init_adminq(hw);
7618 dev_info(&pdev->dev, "%s\n", i40e_fw_version_str(hw));
fe310704
AS		 7619 if (((hw->nvm.version & I40E_NVM_VERSION_HI_MASK)
7620 >> I40E_NVM_VERSION_HI_SHIFT) != I40E_CURRENT_NVM_VERSION_HI) {
7621 dev_info(&pdev->dev,
7622 "warning: NVM version not supported, supported version: %02x.%02x\n",
7623 I40E_CURRENT_NVM_VERSION_HI,
7624 I40E_CURRENT_NVM_VERSION_LO);
7625 }
41c445ff
JB		 7626 if (err) {
7627 dev_info(&pdev->dev,
7628 "init_adminq failed: %d expecting API %02x.%02x\n",
7629 err,
7630 I40E_FW_API_VERSION_MAJOR, I40E_FW_API_VERSION_MINOR);
7631 goto err_pf_reset;
7632 }
7633
7634 err = i40e_get_capabilities(pf);
7635 if (err)
7636 goto err_adminq_setup;
7637
7638 err = i40e_sw_init(pf);
7639 if (err) {
7640 dev_info(&pdev->dev, "sw_init failed: %d\n", err);
7641 goto err_sw_init;
7642 }
7643
7644 err = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp,
7645 hw->func_caps.num_rx_qp,
7646 pf->fcoe_hmc_cntx_num, pf->fcoe_hmc_filt_num);
7647 if (err) {
7648 dev_info(&pdev->dev, "init_lan_hmc failed: %d\n", err);
7649 goto err_init_lan_hmc;
7650 }
7651
7652 err = i40e_configure_lan_hmc(hw, I40E_HMC_MODEL_DIRECT_ONLY);
7653 if (err) {
7654 dev_info(&pdev->dev, "configure_lan_hmc failed: %d\n", err);
7655 err = -ENOENT;
7656 goto err_configure_lan_hmc;
7657 }
7658
7659 i40e_get_mac_addr(hw, hw->mac.addr);
f62b5060 7660 if (!is_valid_ether_addr(hw->mac.addr)) {
41c445ff
JB		 7661 dev_info(&pdev->dev, "invalid MAC address %pM\n", hw->mac.addr);
7662 err = -EIO;
7663 goto err_mac_addr;
7664 }
7665 dev_info(&pdev->dev, "MAC address: %pM\n", hw->mac.addr);
7666 memcpy(hw->mac.perm_addr, hw->mac.addr, ETH_ALEN);
7667
7668 pci_set_drvdata(pdev, pf);
7669 pci_save_state(pdev);
7670
7671 /* set up periodic task facility */
7672 setup_timer(&pf->service_timer, i40e_service_timer, (unsigned long)pf);
7673 pf->service_timer_period = HZ;
7674
7675 INIT_WORK(&pf->service_task, i40e_service_task);
7676 clear_bit(__I40E_SERVICE_SCHED, &pf->state);
7677 pf->flags |= I40E_FLAG_NEED_LINK_UPDATE;
7678 pf->link_check_timeout = jiffies;
7679
8e2773ae
SN		 7680 /* WoL defaults to disabled */
7681 pf->wol_en = false;
7682 device_set_wakeup_enable(&pf->pdev->dev, pf->wol_en);
7683
41c445ff
JB		 7684 /* set up the main switch operations */
7685 i40e_determine_queue_usage(pf);
7686 i40e_init_interrupt_scheme(pf);
7687
7688 /* Set up the *vsi struct based on the number of VSIs in the HW,
7689 * and set up our local tracking of the MAIN PF vsi.
7690 */
7691 len = sizeof(struct i40e_vsi *) * pf->hw.func_caps.num_vsis;
7692 pf->vsi = kzalloc(len, GFP_KERNEL);
ed87ac09
WY		 7693 if (!pf->vsi) {
7694 err = -ENOMEM;
41c445ff 7695 goto err_switch_setup;
ed87ac09 7696 }
41c445ff 7697
bc7d338f 7698 err = i40e_setup_pf_switch(pf, false);
41c445ff
JB		 7699 if (err) {
7700 dev_info(&pdev->dev, "setup_pf_switch failed: %d\n", err);
7701 goto err_vsis;
7702 }
7703
7704 /* The main driver is (mostly) up and happy. We need to set this state
7705 * before setting up the misc vector or we get a race and the vector
7706 * ends up disabled forever.
7707 */
7708 clear_bit(__I40E_DOWN, &pf->state);
7709
7710 /* In case of MSIX we are going to setup the misc vector right here
7711 * to handle admin queue events etc. In case of legacy and MSI
7712 * the misc functionality and queue processing is combined in
7713 * the same vector and that gets setup at open.
7714 */
7715 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
7716 err = i40e_setup_misc_vector(pf);
7717 if (err) {
7718 dev_info(&pdev->dev,
7719 "setup of misc vector failed: %d\n", err);
7720 goto err_vsis;
7721 }
7722 }
7723
7724 /* prep for VF support */
7725 if ((pf->flags & I40E_FLAG_SRIOV_ENABLED) &&
7726 (pf->flags & I40E_FLAG_MSIX_ENABLED)) {
7727 u32 val;
7728
7729 /* disable link interrupts for VFs */
7730 val = rd32(hw, I40E_PFGEN_PORTMDIO_NUM);
7731 val &= ~I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK;
7732 wr32(hw, I40E_PFGEN_PORTMDIO_NUM, val);
7733 i40e_flush(hw);
7734 }
7735
93cd765b
ASJ		 7736 pfs_found++;
7737
41c445ff
JB		 7738 i40e_dbg_pf_init(pf);
7739
7740 /* tell the firmware that we're starting */
7741 dv.major_version = DRV_VERSION_MAJOR;
7742 dv.minor_version = DRV_VERSION_MINOR;
7743 dv.build_version = DRV_VERSION_BUILD;
7744 dv.subbuild_version = 0;
7745 i40e_aq_send_driver_version(&pf->hw, &dv, NULL);
7746
7747 /* since everything's happy, start the service_task timer */
7748 mod_timer(&pf->service_timer,
7749 round_jiffies(jiffies + pf->service_timer_period));
7750
d4dfb81a
CS		 7751 /* Get the negotiated link width and speed from PCI config space */
7752 pcie_capability_read_word(pf->pdev, PCI_EXP_LNKSTA, &link_status);
7753
7754 i40e_set_pci_config_data(hw, link_status);
7755
7756 dev_info(&pdev->dev, "PCI Express: %s %s\n",
7757 (hw->bus.speed == i40e_bus_speed_8000 ? "Speed 8.0GT/s" :
7758 hw->bus.speed == i40e_bus_speed_5000 ? "Speed 5.0GT/s" :
7759 hw->bus.speed == i40e_bus_speed_2500 ? "Speed 2.5GT/s" :
7760 "Unknown"),
7761 (hw->bus.width == i40e_bus_width_pcie_x8 ? "Width x8" :
7762 hw->bus.width == i40e_bus_width_pcie_x4 ? "Width x4" :
7763 hw->bus.width == i40e_bus_width_pcie_x2 ? "Width x2" :
7764 hw->bus.width == i40e_bus_width_pcie_x1 ? "Width x1" :
7765 "Unknown"));
7766
7767 if (hw->bus.width < i40e_bus_width_pcie_x8 ||
7768 hw->bus.speed < i40e_bus_speed_8000) {
7769 dev_warn(&pdev->dev, "PCI-Express bandwidth available for this device may be insufficient for optimal performance.\n");
7770 dev_warn(&pdev->dev, "Please move the device to a different PCI-e link with more lanes and/or higher transfer rate.\n");
7771 }
7772
41c445ff
JB		 7773 return 0;
7774
7775 /* Unwind what we've done if something failed in the setup */
7776err_vsis:
7777 set_bit(__I40E_DOWN, &pf->state);
7778err_switch_setup:
7779 i40e_clear_interrupt_scheme(pf);
7780 kfree(pf->vsi);
7781 del_timer_sync(&pf->service_timer);
7782err_mac_addr:
7783err_configure_lan_hmc:
7784 (void)i40e_shutdown_lan_hmc(hw);
7785err_init_lan_hmc:
7786 kfree(pf->qp_pile);
7787 kfree(pf->irq_pile);
7788err_sw_init:
7789err_adminq_setup:
7790 (void)i40e_shutdown_adminq(hw);
7791err_pf_reset:
7792 iounmap(hw->hw_addr);
7793err_ioremap:
7794 kfree(pf);
7795err_pf_alloc:
7796 pci_disable_pcie_error_reporting(pdev);
7797 pci_release_selected_regions(pdev,
7798 pci_select_bars(pdev, IORESOURCE_MEM));
7799err_pci_reg:
7800err_dma:
7801 pci_disable_device(pdev);
7802 return err;
7803}
7804
7805/**
7806 * i40e_remove - Device removal routine
7807 * @pdev: PCI device information struct
7808 *
7809 * i40e_remove is called by the PCI subsystem to alert the driver
7810 * that is should release a PCI device. This could be caused by a
7811 * Hot-Plug event, or because the driver is going to be removed from
7812 * memory.
7813 **/
7814static void i40e_remove(struct pci_dev *pdev)
7815{
7816 struct i40e_pf *pf = pci_get_drvdata(pdev);
7817 i40e_status ret_code;
7818 u32 reg;
7819 int i;
7820
7821 i40e_dbg_pf_exit(pf);
7822
7823 if (pf->flags & I40E_FLAG_SRIOV_ENABLED) {
7824 i40e_free_vfs(pf);
7825 pf->flags &= ~I40E_FLAG_SRIOV_ENABLED;
7826 }
7827
7828 /* no more scheduling of any task */
7829 set_bit(__I40E_DOWN, &pf->state);
7830 del_timer_sync(&pf->service_timer);
7831 cancel_work_sync(&pf->service_task);
7832
7833 i40e_fdir_teardown(pf);
7834
7835 /* If there is a switch structure or any orphans, remove them.
7836 * This will leave only the PF's VSI remaining.
7837 */
7838 for (i = 0; i < I40E_MAX_VEB; i++) {
7839 if (!pf->veb[i])
7840 continue;
7841
7842 if (pf->veb[i]->uplink_seid == pf->mac_seid ||
7843 pf->veb[i]->uplink_seid == 0)
7844 i40e_switch_branch_release(pf->veb[i]);
7845 }
7846
7847 /* Now we can shutdown the PF's VSI, just before we kill
7848 * adminq and hmc.
7849 */
7850 if (pf->vsi[pf->lan_vsi])
7851 i40e_vsi_release(pf->vsi[pf->lan_vsi]);
7852
7853 i40e_stop_misc_vector(pf);
7854 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
7855 synchronize_irq(pf->msix_entries[0].vector);
7856 free_irq(pf->msix_entries[0].vector, pf);
7857 }
7858
7859 /* shutdown and destroy the HMC */
7860 ret_code = i40e_shutdown_lan_hmc(&pf->hw);
7861 if (ret_code)
7862 dev_warn(&pdev->dev,
7863 "Failed to destroy the HMC resources: %d\n", ret_code);
7864
7865 /* shutdown the adminq */
7866 i40e_aq_queue_shutdown(&pf->hw, true);
7867 ret_code = i40e_shutdown_adminq(&pf->hw);
7868 if (ret_code)
7869 dev_warn(&pdev->dev,
7870 "Failed to destroy the Admin Queue resources: %d\n",
7871 ret_code);
7872
7873 /* Clear all dynamic memory lists of rings, q_vectors, and VSIs */
7874 i40e_clear_interrupt_scheme(pf);
7875 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
7876 if (pf->vsi[i]) {
7877 i40e_vsi_clear_rings(pf->vsi[i]);
7878 i40e_vsi_clear(pf->vsi[i]);
7879 pf->vsi[i] = NULL;
7880 }
7881 }
7882
7883 for (i = 0; i < I40E_MAX_VEB; i++) {
7884 kfree(pf->veb[i]);
7885 pf->veb[i] = NULL;
7886 }
7887
7888 kfree(pf->qp_pile);
7889 kfree(pf->irq_pile);
7890 kfree(pf->sw_config);
7891 kfree(pf->vsi);
7892
7893 /* force a PF reset to clean anything leftover */
7894 reg = rd32(&pf->hw, I40E_PFGEN_CTRL);
7895 wr32(&pf->hw, I40E_PFGEN_CTRL, (reg | I40E_PFGEN_CTRL_PFSWR_MASK));
7896 i40e_flush(&pf->hw);
7897
7898 iounmap(pf->hw.hw_addr);
7899 kfree(pf);
7900 pci_release_selected_regions(pdev,
7901 pci_select_bars(pdev, IORESOURCE_MEM));
7902
7903 pci_disable_pcie_error_reporting(pdev);
7904 pci_disable_device(pdev);
7905}
7906
7907/**
7908 * i40e_pci_error_detected - warning that something funky happened in PCI land
7909 * @pdev: PCI device information struct
7910 *
7911 * Called to warn that something happened and the error handling steps
7912 * are in progress. Allows the driver to quiesce things, be ready for
7913 * remediation.
7914 **/
7915static pci_ers_result_t i40e_pci_error_detected(struct pci_dev *pdev,
7916 enum pci_channel_state error)
7917{
7918 struct i40e_pf *pf = pci_get_drvdata(pdev);
7919
7920 dev_info(&pdev->dev, "%s: error %d\n", __func__, error);
7921
7922 /* shutdown all operations */
9007bccd
SN		 7923 if (!test_bit(__I40E_SUSPENDED, &pf->state)) {
7924 rtnl_lock();
7925 i40e_prep_for_reset(pf);
7926 rtnl_unlock();
7927 }
41c445ff
JB		 7928
7929 /* Request a slot reset */
7930 return PCI_ERS_RESULT_NEED_RESET;
7931}
7932
7933/**
7934 * i40e_pci_error_slot_reset - a PCI slot reset just happened
7935 * @pdev: PCI device information struct
7936 *
7937 * Called to find if the driver can work with the device now that
7938 * the pci slot has been reset. If a basic connection seems good
7939 * (registers are readable and have sane content) then return a
7940 * happy little PCI_ERS_RESULT_xxx.
7941 **/
7942static pci_ers_result_t i40e_pci_error_slot_reset(struct pci_dev *pdev)
7943{
7944 struct i40e_pf *pf = pci_get_drvdata(pdev);
7945 pci_ers_result_t result;
7946 int err;
7947 u32 reg;
7948
7949 dev_info(&pdev->dev, "%s\n", __func__);
7950 if (pci_enable_device_mem(pdev)) {
7951 dev_info(&pdev->dev,
7952 "Cannot re-enable PCI device after reset.\n");
7953 result = PCI_ERS_RESULT_DISCONNECT;
7954 } else {
7955 pci_set_master(pdev);
7956 pci_restore_state(pdev);
7957 pci_save_state(pdev);
7958 pci_wake_from_d3(pdev, false);
7959
7960 reg = rd32(&pf->hw, I40E_GLGEN_RTRIG);
7961 if (reg == 0)
7962 result = PCI_ERS_RESULT_RECOVERED;
7963 else
7964 result = PCI_ERS_RESULT_DISCONNECT;
7965 }
7966
7967 err = pci_cleanup_aer_uncorrect_error_status(pdev);
7968 if (err) {
7969 dev_info(&pdev->dev,
7970 "pci_cleanup_aer_uncorrect_error_status failed 0x%0x\n",
7971 err);
7972 /* non-fatal, continue */
7973 }
7974
7975 return result;
7976}
7977
7978/**
7979 * i40e_pci_error_resume - restart operations after PCI error recovery
7980 * @pdev: PCI device information struct
7981 *
7982 * Called to allow the driver to bring things back up after PCI error
7983 * and/or reset recovery has finished.
7984 **/
7985static void i40e_pci_error_resume(struct pci_dev *pdev)
7986{
7987 struct i40e_pf *pf = pci_get_drvdata(pdev);
7988
7989 dev_info(&pdev->dev, "%s\n", __func__);
9007bccd
SN		 7990 if (test_bit(__I40E_SUSPENDED, &pf->state))
7991 return;
7992
7993 rtnl_lock();
41c445ff 7994 i40e_handle_reset_warning(pf);
9007bccd
SN		 7995 rtnl_lock();
7996}
7997
7998/**
7999 * i40e_shutdown - PCI callback for shutting down
8000 * @pdev: PCI device information struct
8001 **/
8002static void i40e_shutdown(struct pci_dev *pdev)
8003{
8004 struct i40e_pf *pf = pci_get_drvdata(pdev);
8e2773ae 8005 struct i40e_hw *hw = &pf->hw;
9007bccd
SN		 8006
8007 set_bit(__I40E_SUSPENDED, &pf->state);
8008 set_bit(__I40E_DOWN, &pf->state);
8009 rtnl_lock();
8010 i40e_prep_for_reset(pf);
8011 rtnl_unlock();
8012
8e2773ae
SN		 8013 wr32(hw, I40E_PFPM_APM, (pf->wol_en ? I40E_PFPM_APM_APME_MASK : 0));
8014 wr32(hw, I40E_PFPM_WUFC, (pf->wol_en ? I40E_PFPM_WUFC_MAG_MASK : 0));
8015
9007bccd 8016 if (system_state == SYSTEM_POWER_OFF) {
8e2773ae 8017 pci_wake_from_d3(pdev, pf->wol_en);
9007bccd
SN		 8018 pci_set_power_state(pdev, PCI_D3hot);
8019 }
8020}
8021
8022#ifdef CONFIG_PM
8023/**
8024 * i40e_suspend - PCI callback for moving to D3
8025 * @pdev: PCI device information struct
8026 **/
8027static int i40e_suspend(struct pci_dev *pdev, pm_message_t state)
8028{
8029 struct i40e_pf *pf = pci_get_drvdata(pdev);
8e2773ae 8030 struct i40e_hw *hw = &pf->hw;
9007bccd
SN		 8031
8032 set_bit(__I40E_SUSPENDED, &pf->state);
8033 set_bit(__I40E_DOWN, &pf->state);
8034 rtnl_lock();
8035 i40e_prep_for_reset(pf);
8036 rtnl_unlock();
8037
8e2773ae
SN		 8038 wr32(hw, I40E_PFPM_APM, (pf->wol_en ? I40E_PFPM_APM_APME_MASK : 0));
8039 wr32(hw, I40E_PFPM_WUFC, (pf->wol_en ? I40E_PFPM_WUFC_MAG_MASK : 0));
8040
8041 pci_wake_from_d3(pdev, pf->wol_en);
9007bccd
SN		 8042 pci_set_power_state(pdev, PCI_D3hot);
8043
8044 return 0;
41c445ff
JB		 8045}
8046
9007bccd
SN		 8047/**
8048 * i40e_resume - PCI callback for waking up from D3
8049 * @pdev: PCI device information struct
8050 **/
8051static int i40e_resume(struct pci_dev *pdev)
8052{
8053 struct i40e_pf *pf = pci_get_drvdata(pdev);
8054 u32 err;
8055
8056 pci_set_power_state(pdev, PCI_D0);
8057 pci_restore_state(pdev);
8058 /* pci_restore_state() clears dev->state_saves, so
8059 * call pci_save_state() again to restore it.
8060 */
8061 pci_save_state(pdev);
8062
8063 err = pci_enable_device_mem(pdev);
8064 if (err) {
8065 dev_err(&pdev->dev,
8066 "%s: Cannot enable PCI device from suspend\n",
8067 __func__);
8068 return err;
8069 }
8070 pci_set_master(pdev);
8071
8072 /* no wakeup events while running */
8073 pci_wake_from_d3(pdev, false);
8074
8075 /* handling the reset will rebuild the device state */
8076 if (test_and_clear_bit(__I40E_SUSPENDED, &pf->state)) {
8077 clear_bit(__I40E_DOWN, &pf->state);
8078 rtnl_lock();
8079 i40e_reset_and_rebuild(pf, false);
8080 rtnl_unlock();
8081 }
8082
8083 return 0;
8084}
8085
8086#endif
41c445ff
JB		 8087static const struct pci_error_handlers i40e_err_handler = {
8088 .error_detected = i40e_pci_error_detected,
8089 .slot_reset = i40e_pci_error_slot_reset,
8090 .resume = i40e_pci_error_resume,
8091};
8092
8093static struct pci_driver i40e_driver = {
8094 .name = i40e_driver_name,
8095 .id_table = i40e_pci_tbl,
8096 .probe = i40e_probe,
8097 .remove = i40e_remove,
9007bccd
SN		 8098#ifdef CONFIG_PM
8099 .suspend = i40e_suspend,
8100 .resume = i40e_resume,
8101#endif
8102 .shutdown = i40e_shutdown,
41c445ff
JB		 8103 .err_handler = &i40e_err_handler,
8104 .sriov_configure = i40e_pci_sriov_configure,
8105};
8106
8107/**
8108 * i40e_init_module - Driver registration routine
8109 *
8110 * i40e_init_module is the first routine called when the driver is
8111 * loaded. All it does is register with the PCI subsystem.
8112 **/
8113static int __init i40e_init_module(void)
8114{
8115 pr_info("%s: %s - version %s\n", i40e_driver_name,
8116 i40e_driver_string, i40e_driver_version_str);
8117 pr_info("%s: %s\n", i40e_driver_name, i40e_copyright);
8118 i40e_dbg_init();
8119 return pci_register_driver(&i40e_driver);
8120}
8121module_init(i40e_init_module);
8122
8123/**
8124 * i40e_exit_module - Driver exit cleanup routine
8125 *
8126 * i40e_exit_module is called just before the driver is removed
8127 * from memory.
8128 **/
8129static void __exit i40e_exit_module(void)
8130{
8131 pci_unregister_driver(&i40e_driver);
8132 i40e_dbg_exit();
8133}
8134module_exit(i40e_exit_module);
Linux kernel - Deliverables
This page took 0.398953 seconds and 5 git commands to generate.