projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
i40e: Refactor and cleanup i40e_open(), adding i40e_vsi_open()
[deliverable/linux.git] / drivers / net / ethernet / intel / i40e / i40e_main.c
CommitLineData
41c445ff
JB		 1/*******************************************************************************
2 *
3 * Intel Ethernet Controller XL710 Family Linux Driver
dc641b73 4 * Copyright(c) 2013 - 2014 Intel Corporation.
41c445ff
JB		 5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
dc641b73
GR		 15 * You should have received a copy of the GNU General Public License along
16 * with this program. If not, see <http://www.gnu.org/licenses/>.
41c445ff
JB		 17 *
18 * The full GNU General Public License is included in this distribution in
19 * the file called "COPYING".
20 *
21 * Contact Information:
22 * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
23 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
24 *
25 ******************************************************************************/
26
27/* Local includes */
28#include "i40e.h"
a1c9a9d9
JK		 29#ifdef CONFIG_I40E_VXLAN
30#include <net/vxlan.h>
31#endif
41c445ff
JB		 32
33const char i40e_driver_name[] = "i40e";
34static const char i40e_driver_string[] =
35 "Intel(R) Ethernet Connection XL710 Network Driver";
36
37#define DRV_KERN "-k"
38
39#define DRV_VERSION_MAJOR 0
40#define DRV_VERSION_MINOR 3
2062862a 41#define DRV_VERSION_BUILD 34
41c445ff
JB		 42#define DRV_VERSION __stringify(DRV_VERSION_MAJOR) "." \
43 __stringify(DRV_VERSION_MINOR) "." \
44 __stringify(DRV_VERSION_BUILD) DRV_KERN
45const char i40e_driver_version_str[] = DRV_VERSION;
8fb905b3 46static const char i40e_copyright[] = "Copyright (c) 2013 - 2014 Intel Corporation.";
41c445ff
JB		 47
48/* a bit of forward declarations */
49static void i40e_vsi_reinit_locked(struct i40e_vsi *vsi);
50static void i40e_handle_reset_warning(struct i40e_pf *pf);
51static int i40e_add_vsi(struct i40e_vsi *vsi);
52static int i40e_add_veb(struct i40e_veb *veb, struct i40e_vsi *vsi);
bc7d338f 53static int i40e_setup_pf_switch(struct i40e_pf *pf, bool reinit);
41c445ff
JB		 54static int i40e_setup_misc_vector(struct i40e_pf *pf);
55static void i40e_determine_queue_usage(struct i40e_pf *pf);
56static int i40e_setup_pf_filter_control(struct i40e_pf *pf);
cbf61325 57static void i40e_fdir_sb_setup(struct i40e_pf *pf);
4e3b35b0 58static int i40e_veb_get_bw_info(struct i40e_veb *veb);
41c445ff
JB		 59
60/* i40e_pci_tbl - PCI Device ID Table
61 *
62 * Last entry must be all 0s
63 *
64 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
65 * Class, Class Mask, private data (not used) }
66 */
67static DEFINE_PCI_DEVICE_TABLE(i40e_pci_tbl) = {
ab60085e
SN		 68 {PCI_VDEVICE(INTEL, I40E_DEV_ID_SFP_XL710), 0},
69 {PCI_VDEVICE(INTEL, I40E_DEV_ID_SFP_X710), 0},
70 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QEMU), 0},
71 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_A), 0},
72 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_B), 0},
73 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_C), 0},
74 {PCI_VDEVICE(INTEL, I40E_DEV_ID_KX_D), 0},
75 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QSFP_A), 0},
76 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QSFP_B), 0},
77 {PCI_VDEVICE(INTEL, I40E_DEV_ID_QSFP_C), 0},
41c445ff
JB		 78 /* required last entry */
79 {0, }
80};
81MODULE_DEVICE_TABLE(pci, i40e_pci_tbl);
82
83#define I40E_MAX_VF_COUNT 128
84static int debug = -1;
85module_param(debug, int, 0);
86MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
87
88MODULE_AUTHOR("Intel Corporation, <e1000-devel@lists.sourceforge.net>");
89MODULE_DESCRIPTION("Intel(R) Ethernet Connection XL710 Network Driver");
90MODULE_LICENSE("GPL");
91MODULE_VERSION(DRV_VERSION);
92
93/**
94 * i40e_allocate_dma_mem_d - OS specific memory alloc for shared code
95 * @hw: pointer to the HW structure
96 * @mem: ptr to mem struct to fill out
97 * @size: size of memory requested
98 * @alignment: what to align the allocation to
99 **/
100int i40e_allocate_dma_mem_d(struct i40e_hw *hw, struct i40e_dma_mem *mem,
101 u64 size, u32 alignment)
102{
103 struct i40e_pf *pf = (struct i40e_pf *)hw->back;
104
105 mem->size = ALIGN(size, alignment);
106 mem->va = dma_zalloc_coherent(&pf->pdev->dev, mem->size,
107 &mem->pa, GFP_KERNEL);
93bc73b8
JB		 108 if (!mem->va)
109 return -ENOMEM;
41c445ff 110
93bc73b8 111 return 0;
41c445ff
JB		 112}
113
114/**
115 * i40e_free_dma_mem_d - OS specific memory free for shared code
116 * @hw: pointer to the HW structure
117 * @mem: ptr to mem struct to free
118 **/
119int i40e_free_dma_mem_d(struct i40e_hw *hw, struct i40e_dma_mem *mem)
120{
121 struct i40e_pf *pf = (struct i40e_pf *)hw->back;
122
123 dma_free_coherent(&pf->pdev->dev, mem->size, mem->va, mem->pa);
124 mem->va = NULL;
125 mem->pa = 0;
126 mem->size = 0;
127
128 return 0;
129}
130
131/**
132 * i40e_allocate_virt_mem_d - OS specific memory alloc for shared code
133 * @hw: pointer to the HW structure
134 * @mem: ptr to mem struct to fill out
135 * @size: size of memory requested
136 **/
137int i40e_allocate_virt_mem_d(struct i40e_hw *hw, struct i40e_virt_mem *mem,
138 u32 size)
139{
140 mem->size = size;
141 mem->va = kzalloc(size, GFP_KERNEL);
142
93bc73b8
JB		 143 if (!mem->va)
144 return -ENOMEM;
41c445ff 145
93bc73b8 146 return 0;
41c445ff
JB		 147}
148
149/**
150 * i40e_free_virt_mem_d - OS specific memory free for shared code
151 * @hw: pointer to the HW structure
152 * @mem: ptr to mem struct to free
153 **/
154int i40e_free_virt_mem_d(struct i40e_hw *hw, struct i40e_virt_mem *mem)
155{
156 /* it's ok to kfree a NULL pointer */
157 kfree(mem->va);
158 mem->va = NULL;
159 mem->size = 0;
160
161 return 0;
162}
163
164/**
165 * i40e_get_lump - find a lump of free generic resource
166 * @pf: board private structure
167 * @pile: the pile of resource to search
168 * @needed: the number of items needed
169 * @id: an owner id to stick on the items assigned
170 *
171 * Returns the base item index of the lump, or negative for error
172 *
173 * The search_hint trick and lack of advanced fit-finding only work
174 * because we're highly likely to have all the same size lump requests.
175 * Linear search time and any fragmentation should be minimal.
176 **/
177static int i40e_get_lump(struct i40e_pf *pf, struct i40e_lump_tracking *pile,
178 u16 needed, u16 id)
179{
180 int ret = -ENOMEM;
ddf434ac 181 int i, j;
41c445ff
JB		 182
183 if (!pile || needed == 0 || id >= I40E_PILE_VALID_BIT) {
184 dev_info(&pf->pdev->dev,
185 "param err: pile=%p needed=%d id=0x%04x\n",
186 pile, needed, id);
187 return -EINVAL;
188 }
189
190 /* start the linear search with an imperfect hint */
191 i = pile->search_hint;
ddf434ac 192 while (i < pile->num_entries) {
41c445ff
JB		 193 /* skip already allocated entries */
194 if (pile->list[i] & I40E_PILE_VALID_BIT) {
195 i++;
196 continue;
197 }
198
199 /* do we have enough in this lump? */
200 for (j = 0; (j < needed) && ((i+j) < pile->num_entries); j++) {
201 if (pile->list[i+j] & I40E_PILE_VALID_BIT)
202 break;
203 }
204
205 if (j == needed) {
206 /* there was enough, so assign it to the requestor */
207 for (j = 0; j < needed; j++)
208 pile->list[i+j] = id | I40E_PILE_VALID_BIT;
209 ret = i;
210 pile->search_hint = i + j;
ddf434ac 211 break;
41c445ff
JB		 212 } else {
213 /* not enough, so skip over it and continue looking */
214 i += j;
215 }
216 }
217
218 return ret;
219}
220
221/**
222 * i40e_put_lump - return a lump of generic resource
223 * @pile: the pile of resource to search
224 * @index: the base item index
225 * @id: the owner id of the items assigned
226 *
227 * Returns the count of items in the lump
228 **/
229static int i40e_put_lump(struct i40e_lump_tracking *pile, u16 index, u16 id)
230{
231 int valid_id = (id | I40E_PILE_VALID_BIT);
232 int count = 0;
233 int i;
234
235 if (!pile || index >= pile->num_entries)
236 return -EINVAL;
237
238 for (i = index;
239 i < pile->num_entries && pile->list[i] == valid_id;
240 i++) {
241 pile->list[i] = 0;
242 count++;
243 }
244
245 if (count && index < pile->search_hint)
246 pile->search_hint = index;
247
248 return count;
249}
250
251/**
252 * i40e_service_event_schedule - Schedule the service task to wake up
253 * @pf: board private structure
254 *
255 * If not already scheduled, this puts the task into the work queue
256 **/
257static void i40e_service_event_schedule(struct i40e_pf *pf)
258{
259 if (!test_bit(__I40E_DOWN, &pf->state) &&
260 !test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state) &&
261 !test_and_set_bit(__I40E_SERVICE_SCHED, &pf->state))
262 schedule_work(&pf->service_task);
263}
264
265/**
266 * i40e_tx_timeout - Respond to a Tx Hang
267 * @netdev: network interface device structure
268 *
269 * If any port has noticed a Tx timeout, it is likely that the whole
270 * device is munged, not just the one netdev port, so go for the full
271 * reset.
272 **/
273static void i40e_tx_timeout(struct net_device *netdev)
274{
275 struct i40e_netdev_priv *np = netdev_priv(netdev);
276 struct i40e_vsi *vsi = np->vsi;
277 struct i40e_pf *pf = vsi->back;
278
279 pf->tx_timeout_count++;
280
281 if (time_after(jiffies, (pf->tx_timeout_last_recovery + HZ*20)))
282 pf->tx_timeout_recovery_level = 0;
283 pf->tx_timeout_last_recovery = jiffies;
284 netdev_info(netdev, "tx_timeout recovery level %d\n",
285 pf->tx_timeout_recovery_level);
286
287 switch (pf->tx_timeout_recovery_level) {
288 case 0:
289 /* disable and re-enable queues for the VSI */
290 if (in_interrupt()) {
291 set_bit(__I40E_REINIT_REQUESTED, &pf->state);
292 set_bit(__I40E_REINIT_REQUESTED, &vsi->state);
293 } else {
294 i40e_vsi_reinit_locked(vsi);
295 }
296 break;
297 case 1:
298 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
299 break;
300 case 2:
301 set_bit(__I40E_CORE_RESET_REQUESTED, &pf->state);
302 break;
303 case 3:
304 set_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state);
305 break;
306 default:
307 netdev_err(netdev, "tx_timeout recovery unsuccessful\n");
e108b0e3 308 set_bit(__I40E_DOWN, &vsi->state);
41c445ff
JB		 309 i40e_down(vsi);
310 break;
311 }
312 i40e_service_event_schedule(pf);
313 pf->tx_timeout_recovery_level++;
314}
315
316/**
317 * i40e_release_rx_desc - Store the new tail and head values
318 * @rx_ring: ring to bump
319 * @val: new head index
320 **/
321static inline void i40e_release_rx_desc(struct i40e_ring *rx_ring, u32 val)
322{
323 rx_ring->next_to_use = val;
324
325 /* Force memory writes to complete before letting h/w
326 * know there are new descriptors to fetch. (Only
327 * applicable for weak-ordered memory model archs,
328 * such as IA-64).
329 */
330 wmb();
331 writel(val, rx_ring->tail);
332}
333
334/**
335 * i40e_get_vsi_stats_struct - Get System Network Statistics
336 * @vsi: the VSI we care about
337 *
338 * Returns the address of the device statistics structure.
339 * The statistics are actually updated from the service task.
340 **/
341struct rtnl_link_stats64 *i40e_get_vsi_stats_struct(struct i40e_vsi *vsi)
342{
343 return &vsi->net_stats;
344}
345
346/**
347 * i40e_get_netdev_stats_struct - Get statistics for netdev interface
348 * @netdev: network interface device structure
349 *
350 * Returns the address of the device statistics structure.
351 * The statistics are actually updated from the service task.
352 **/
353static struct rtnl_link_stats64 *i40e_get_netdev_stats_struct(
354 struct net_device *netdev,
980e9b11 355 struct rtnl_link_stats64 *stats)
41c445ff
JB		 356{
357 struct i40e_netdev_priv *np = netdev_priv(netdev);
358 struct i40e_vsi *vsi = np->vsi;
980e9b11
AD		 359 struct rtnl_link_stats64 *vsi_stats = i40e_get_vsi_stats_struct(vsi);
360 int i;
361
bc7d338f
ASJ		 362 if (test_bit(__I40E_DOWN, &vsi->state))
363 return stats;
364
3c325ced
JB		 365 if (!vsi->tx_rings)
366 return stats;
367
980e9b11
AD		 368 rcu_read_lock();
369 for (i = 0; i < vsi->num_queue_pairs; i++) {
370 struct i40e_ring *tx_ring, *rx_ring;
371 u64 bytes, packets;
372 unsigned int start;
373
374 tx_ring = ACCESS_ONCE(vsi->tx_rings[i]);
375 if (!tx_ring)
376 continue;
377
378 do {
57a7744e 379 start = u64_stats_fetch_begin_irq(&tx_ring->syncp);
980e9b11
AD		 380 packets = tx_ring->stats.packets;
381 bytes = tx_ring->stats.bytes;
57a7744e 382 } while (u64_stats_fetch_retry_irq(&tx_ring->syncp, start));
980e9b11
AD		 383
384 stats->tx_packets += packets;
385 stats->tx_bytes += bytes;
386 rx_ring = &tx_ring[1];
387
388 do {
57a7744e 389 start = u64_stats_fetch_begin_irq(&rx_ring->syncp);
980e9b11
AD		 390 packets = rx_ring->stats.packets;
391 bytes = rx_ring->stats.bytes;
57a7744e 392 } while (u64_stats_fetch_retry_irq(&rx_ring->syncp, start));
41c445ff 393
980e9b11
AD		 394 stats->rx_packets += packets;
395 stats->rx_bytes += bytes;
396 }
397 rcu_read_unlock();
398
399 /* following stats updated by ixgbe_watchdog_task() */
400 stats->multicast = vsi_stats->multicast;
401 stats->tx_errors = vsi_stats->tx_errors;
402 stats->tx_dropped = vsi_stats->tx_dropped;
403 stats->rx_errors = vsi_stats->rx_errors;
404 stats->rx_crc_errors = vsi_stats->rx_crc_errors;
405 stats->rx_length_errors = vsi_stats->rx_length_errors;
41c445ff 406
980e9b11 407 return stats;
41c445ff
JB		 408}
409
410/**
411 * i40e_vsi_reset_stats - Resets all stats of the given vsi
412 * @vsi: the VSI to have its stats reset
413 **/
414void i40e_vsi_reset_stats(struct i40e_vsi *vsi)
415{
416 struct rtnl_link_stats64 *ns;
417 int i;
418
419 if (!vsi)
420 return;
421
422 ns = i40e_get_vsi_stats_struct(vsi);
423 memset(ns, 0, sizeof(*ns));
424 memset(&vsi->net_stats_offsets, 0, sizeof(vsi->net_stats_offsets));
425 memset(&vsi->eth_stats, 0, sizeof(vsi->eth_stats));
426 memset(&vsi->eth_stats_offsets, 0, sizeof(vsi->eth_stats_offsets));
8e9dca53 427 if (vsi->rx_rings && vsi->rx_rings[0]) {
41c445ff 428 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 429 memset(&vsi->rx_rings[i]->stats, 0 ,
430 sizeof(vsi->rx_rings[i]->stats));
431 memset(&vsi->rx_rings[i]->rx_stats, 0 ,
432 sizeof(vsi->rx_rings[i]->rx_stats));
433 memset(&vsi->tx_rings[i]->stats, 0 ,
434 sizeof(vsi->tx_rings[i]->stats));
435 memset(&vsi->tx_rings[i]->tx_stats, 0,
436 sizeof(vsi->tx_rings[i]->tx_stats));
41c445ff 437 }
8e9dca53 438 }
41c445ff
JB		 439 vsi->stat_offsets_loaded = false;
440}
441
442/**
443 * i40e_pf_reset_stats - Reset all of the stats for the given pf
444 * @pf: the PF to be reset
445 **/
446void i40e_pf_reset_stats(struct i40e_pf *pf)
447{
448 memset(&pf->stats, 0, sizeof(pf->stats));
449 memset(&pf->stats_offsets, 0, sizeof(pf->stats_offsets));
450 pf->stat_offsets_loaded = false;
451}
452
453/**
454 * i40e_stat_update48 - read and update a 48 bit stat from the chip
455 * @hw: ptr to the hardware info
456 * @hireg: the high 32 bit reg to read
457 * @loreg: the low 32 bit reg to read
458 * @offset_loaded: has the initial offset been loaded yet
459 * @offset: ptr to current offset value
460 * @stat: ptr to the stat
461 *
462 * Since the device stats are not reset at PFReset, they likely will not
463 * be zeroed when the driver starts. We'll save the first values read
464 * and use them as offsets to be subtracted from the raw values in order
465 * to report stats that count from zero. In the process, we also manage
466 * the potential roll-over.
467 **/
468static void i40e_stat_update48(struct i40e_hw *hw, u32 hireg, u32 loreg,
469 bool offset_loaded, u64 *offset, u64 *stat)
470{
471 u64 new_data;
472
ab60085e 473 if (hw->device_id == I40E_DEV_ID_QEMU) {
41c445ff
JB		 474 new_data = rd32(hw, loreg);
475 new_data |= ((u64)(rd32(hw, hireg) & 0xFFFF)) << 32;
476 } else {
477 new_data = rd64(hw, loreg);
478 }
479 if (!offset_loaded)
480 *offset = new_data;
481 if (likely(new_data >= *offset))
482 *stat = new_data - *offset;
483 else
484 *stat = (new_data + ((u64)1 << 48)) - *offset;
485 *stat &= 0xFFFFFFFFFFFFULL;
486}
487
488/**
489 * i40e_stat_update32 - read and update a 32 bit stat from the chip
490 * @hw: ptr to the hardware info
491 * @reg: the hw reg to read
492 * @offset_loaded: has the initial offset been loaded yet
493 * @offset: ptr to current offset value
494 * @stat: ptr to the stat
495 **/
496static void i40e_stat_update32(struct i40e_hw *hw, u32 reg,
497 bool offset_loaded, u64 *offset, u64 *stat)
498{
499 u32 new_data;
500
501 new_data = rd32(hw, reg);
502 if (!offset_loaded)
503 *offset = new_data;
504 if (likely(new_data >= *offset))
505 *stat = (u32)(new_data - *offset);
506 else
507 *stat = (u32)((new_data + ((u64)1 << 32)) - *offset);
508}
509
510/**
511 * i40e_update_eth_stats - Update VSI-specific ethernet statistics counters.
512 * @vsi: the VSI to be updated
513 **/
514void i40e_update_eth_stats(struct i40e_vsi *vsi)
515{
516 int stat_idx = le16_to_cpu(vsi->info.stat_counter_idx);
517 struct i40e_pf *pf = vsi->back;
518 struct i40e_hw *hw = &pf->hw;
519 struct i40e_eth_stats *oes;
520 struct i40e_eth_stats *es; /* device's eth stats */
521
522 es = &vsi->eth_stats;
523 oes = &vsi->eth_stats_offsets;
524
525 /* Gather up the stats that the hw collects */
526 i40e_stat_update32(hw, I40E_GLV_TEPC(stat_idx),
527 vsi->stat_offsets_loaded,
528 &oes->tx_errors, &es->tx_errors);
529 i40e_stat_update32(hw, I40E_GLV_RDPC(stat_idx),
530 vsi->stat_offsets_loaded,
531 &oes->rx_discards, &es->rx_discards);
532
533 i40e_stat_update48(hw, I40E_GLV_GORCH(stat_idx),
534 I40E_GLV_GORCL(stat_idx),
535 vsi->stat_offsets_loaded,
536 &oes->rx_bytes, &es->rx_bytes);
537 i40e_stat_update48(hw, I40E_GLV_UPRCH(stat_idx),
538 I40E_GLV_UPRCL(stat_idx),
539 vsi->stat_offsets_loaded,
540 &oes->rx_unicast, &es->rx_unicast);
541 i40e_stat_update48(hw, I40E_GLV_MPRCH(stat_idx),
542 I40E_GLV_MPRCL(stat_idx),
543 vsi->stat_offsets_loaded,
544 &oes->rx_multicast, &es->rx_multicast);
545 i40e_stat_update48(hw, I40E_GLV_BPRCH(stat_idx),
546 I40E_GLV_BPRCL(stat_idx),
547 vsi->stat_offsets_loaded,
548 &oes->rx_broadcast, &es->rx_broadcast);
549
550 i40e_stat_update48(hw, I40E_GLV_GOTCH(stat_idx),
551 I40E_GLV_GOTCL(stat_idx),
552 vsi->stat_offsets_loaded,
553 &oes->tx_bytes, &es->tx_bytes);
554 i40e_stat_update48(hw, I40E_GLV_UPTCH(stat_idx),
555 I40E_GLV_UPTCL(stat_idx),
556 vsi->stat_offsets_loaded,
557 &oes->tx_unicast, &es->tx_unicast);
558 i40e_stat_update48(hw, I40E_GLV_MPTCH(stat_idx),
559 I40E_GLV_MPTCL(stat_idx),
560 vsi->stat_offsets_loaded,
561 &oes->tx_multicast, &es->tx_multicast);
562 i40e_stat_update48(hw, I40E_GLV_BPTCH(stat_idx),
563 I40E_GLV_BPTCL(stat_idx),
564 vsi->stat_offsets_loaded,
565 &oes->tx_broadcast, &es->tx_broadcast);
566 vsi->stat_offsets_loaded = true;
567}
568
569/**
570 * i40e_update_veb_stats - Update Switch component statistics
571 * @veb: the VEB being updated
572 **/
573static void i40e_update_veb_stats(struct i40e_veb *veb)
574{
575 struct i40e_pf *pf = veb->pf;
576 struct i40e_hw *hw = &pf->hw;
577 struct i40e_eth_stats *oes;
578 struct i40e_eth_stats *es; /* device's eth stats */
579 int idx = 0;
580
581 idx = veb->stats_idx;
582 es = &veb->stats;
583 oes = &veb->stats_offsets;
584
585 /* Gather up the stats that the hw collects */
586 i40e_stat_update32(hw, I40E_GLSW_TDPC(idx),
587 veb->stat_offsets_loaded,
588 &oes->tx_discards, &es->tx_discards);
7134f9ce
JB		 589 if (hw->revision_id > 0)
590 i40e_stat_update32(hw, I40E_GLSW_RUPP(idx),
591 veb->stat_offsets_loaded,
592 &oes->rx_unknown_protocol,
593 &es->rx_unknown_protocol);
41c445ff
JB		 594 i40e_stat_update48(hw, I40E_GLSW_GORCH(idx), I40E_GLSW_GORCL(idx),
595 veb->stat_offsets_loaded,
596 &oes->rx_bytes, &es->rx_bytes);
597 i40e_stat_update48(hw, I40E_GLSW_UPRCH(idx), I40E_GLSW_UPRCL(idx),
598 veb->stat_offsets_loaded,
599 &oes->rx_unicast, &es->rx_unicast);
600 i40e_stat_update48(hw, I40E_GLSW_MPRCH(idx), I40E_GLSW_MPRCL(idx),
601 veb->stat_offsets_loaded,
602 &oes->rx_multicast, &es->rx_multicast);
603 i40e_stat_update48(hw, I40E_GLSW_BPRCH(idx), I40E_GLSW_BPRCL(idx),
604 veb->stat_offsets_loaded,
605 &oes->rx_broadcast, &es->rx_broadcast);
606
607 i40e_stat_update48(hw, I40E_GLSW_GOTCH(idx), I40E_GLSW_GOTCL(idx),
608 veb->stat_offsets_loaded,
609 &oes->tx_bytes, &es->tx_bytes);
610 i40e_stat_update48(hw, I40E_GLSW_UPTCH(idx), I40E_GLSW_UPTCL(idx),
611 veb->stat_offsets_loaded,
612 &oes->tx_unicast, &es->tx_unicast);
613 i40e_stat_update48(hw, I40E_GLSW_MPTCH(idx), I40E_GLSW_MPTCL(idx),
614 veb->stat_offsets_loaded,
615 &oes->tx_multicast, &es->tx_multicast);
616 i40e_stat_update48(hw, I40E_GLSW_BPTCH(idx), I40E_GLSW_BPTCL(idx),
617 veb->stat_offsets_loaded,
618 &oes->tx_broadcast, &es->tx_broadcast);
619 veb->stat_offsets_loaded = true;
620}
621
622/**
623 * i40e_update_link_xoff_rx - Update XOFF received in link flow control mode
624 * @pf: the corresponding PF
625 *
626 * Update the Rx XOFF counter (PAUSE frames) in link flow control mode
627 **/
628static void i40e_update_link_xoff_rx(struct i40e_pf *pf)
629{
630 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
631 struct i40e_hw_port_stats *nsd = &pf->stats;
632 struct i40e_hw *hw = &pf->hw;
633 u64 xoff = 0;
634 u16 i, v;
635
636 if ((hw->fc.current_mode != I40E_FC_FULL) &&
637 (hw->fc.current_mode != I40E_FC_RX_PAUSE))
638 return;
639
640 xoff = nsd->link_xoff_rx;
641 i40e_stat_update32(hw, I40E_GLPRT_LXOFFRXC(hw->port),
642 pf->stat_offsets_loaded,
643 &osd->link_xoff_rx, &nsd->link_xoff_rx);
644
645 /* No new LFC xoff rx */
646 if (!(nsd->link_xoff_rx - xoff))
647 return;
648
649 /* Clear the __I40E_HANG_CHECK_ARMED bit for all Tx rings */
650 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
651 struct i40e_vsi *vsi = pf->vsi[v];
652
653 if (!vsi)
654 continue;
655
656 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b 657 struct i40e_ring *ring = vsi->tx_rings[i];
41c445ff
JB		 658 clear_bit(__I40E_HANG_CHECK_ARMED, &ring->state);
659 }
660 }
661}
662
663/**
664 * i40e_update_prio_xoff_rx - Update XOFF received in PFC mode
665 * @pf: the corresponding PF
666 *
667 * Update the Rx XOFF counter (PAUSE frames) in PFC mode
668 **/
669static void i40e_update_prio_xoff_rx(struct i40e_pf *pf)
670{
671 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
672 struct i40e_hw_port_stats *nsd = &pf->stats;
673 bool xoff[I40E_MAX_TRAFFIC_CLASS] = {false};
674 struct i40e_dcbx_config *dcb_cfg;
675 struct i40e_hw *hw = &pf->hw;
676 u16 i, v;
677 u8 tc;
678
679 dcb_cfg = &hw->local_dcbx_config;
680
681 /* See if DCB enabled with PFC TC */
682 if (!(pf->flags & I40E_FLAG_DCB_ENABLED) ||
683 !(dcb_cfg->pfc.pfcenable)) {
684 i40e_update_link_xoff_rx(pf);
685 return;
686 }
687
688 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
689 u64 prio_xoff = nsd->priority_xoff_rx[i];
690 i40e_stat_update32(hw, I40E_GLPRT_PXOFFRXC(hw->port, i),
691 pf->stat_offsets_loaded,
692 &osd->priority_xoff_rx[i],
693 &nsd->priority_xoff_rx[i]);
694
695 /* No new PFC xoff rx */
696 if (!(nsd->priority_xoff_rx[i] - prio_xoff))
697 continue;
698 /* Get the TC for given priority */
699 tc = dcb_cfg->etscfg.prioritytable[i];
700 xoff[tc] = true;
701 }
702
703 /* Clear the __I40E_HANG_CHECK_ARMED bit for Tx rings */
704 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
705 struct i40e_vsi *vsi = pf->vsi[v];
706
707 if (!vsi)
708 continue;
709
710 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b 711 struct i40e_ring *ring = vsi->tx_rings[i];
41c445ff
JB		 712
713 tc = ring->dcb_tc;
714 if (xoff[tc])
715 clear_bit(__I40E_HANG_CHECK_ARMED,
716 &ring->state);
717 }
718 }
719}
720
721/**
722 * i40e_update_stats - Update the board statistics counters.
723 * @vsi: the VSI to be updated
724 *
725 * There are a few instances where we store the same stat in a
726 * couple of different structs. This is partly because we have
727 * the netdev stats that need to be filled out, which is slightly
728 * different from the "eth_stats" defined by the chip and used in
729 * VF communications. We sort it all out here in a central place.
730 **/
731void i40e_update_stats(struct i40e_vsi *vsi)
732{
733 struct i40e_pf *pf = vsi->back;
734 struct i40e_hw *hw = &pf->hw;
735 struct rtnl_link_stats64 *ons;
736 struct rtnl_link_stats64 *ns; /* netdev stats */
737 struct i40e_eth_stats *oes;
738 struct i40e_eth_stats *es; /* device's eth stats */
739 u32 tx_restart, tx_busy;
740 u32 rx_page, rx_buf;
741 u64 rx_p, rx_b;
742 u64 tx_p, tx_b;
743 int i;
744 u16 q;
745
746 if (test_bit(__I40E_DOWN, &vsi->state) ||
747 test_bit(__I40E_CONFIG_BUSY, &pf->state))
748 return;
749
750 ns = i40e_get_vsi_stats_struct(vsi);
751 ons = &vsi->net_stats_offsets;
752 es = &vsi->eth_stats;
753 oes = &vsi->eth_stats_offsets;
754
755 /* Gather up the netdev and vsi stats that the driver collects
756 * on the fly during packet processing
757 */
758 rx_b = rx_p = 0;
759 tx_b = tx_p = 0;
760 tx_restart = tx_busy = 0;
761 rx_page = 0;
762 rx_buf = 0;
980e9b11 763 rcu_read_lock();
41c445ff
JB		 764 for (q = 0; q < vsi->num_queue_pairs; q++) {
765 struct i40e_ring *p;
980e9b11
AD		 766 u64 bytes, packets;
767 unsigned int start;
768
769 /* locate Tx ring */
770 p = ACCESS_ONCE(vsi->tx_rings[q]);
771
772 do {
57a7744e 773 start = u64_stats_fetch_begin_irq(&p->syncp);
980e9b11
AD		 774 packets = p->stats.packets;
775 bytes = p->stats.bytes;
57a7744e 776 } while (u64_stats_fetch_retry_irq(&p->syncp, start));
980e9b11
AD		 777 tx_b += bytes;
778 tx_p += packets;
779 tx_restart += p->tx_stats.restart_queue;
780 tx_busy += p->tx_stats.tx_busy;
41c445ff 781
980e9b11
AD		 782 /* Rx queue is part of the same block as Tx queue */
783 p = &p[1];
784 do {
57a7744e 785 start = u64_stats_fetch_begin_irq(&p->syncp);
980e9b11
AD		 786 packets = p->stats.packets;
787 bytes = p->stats.bytes;
57a7744e 788 } while (u64_stats_fetch_retry_irq(&p->syncp, start));
980e9b11
AD		 789 rx_b += bytes;
790 rx_p += packets;
420136cc
MW		 791 rx_buf += p->rx_stats.alloc_buff_failed;
792 rx_page += p->rx_stats.alloc_page_failed;
41c445ff 793 }
980e9b11 794 rcu_read_unlock();
41c445ff
JB		 795 vsi->tx_restart = tx_restart;
796 vsi->tx_busy = tx_busy;
797 vsi->rx_page_failed = rx_page;
798 vsi->rx_buf_failed = rx_buf;
799
800 ns->rx_packets = rx_p;
801 ns->rx_bytes = rx_b;
802 ns->tx_packets = tx_p;
803 ns->tx_bytes = tx_b;
804
805 i40e_update_eth_stats(vsi);
806 /* update netdev stats from eth stats */
807 ons->rx_errors = oes->rx_errors;
808 ns->rx_errors = es->rx_errors;
809 ons->tx_errors = oes->tx_errors;
810 ns->tx_errors = es->tx_errors;
811 ons->multicast = oes->rx_multicast;
812 ns->multicast = es->rx_multicast;
813 ons->tx_dropped = oes->tx_discards;
814 ns->tx_dropped = es->tx_discards;
815
816 /* Get the port data only if this is the main PF VSI */
817 if (vsi == pf->vsi[pf->lan_vsi]) {
818 struct i40e_hw_port_stats *nsd = &pf->stats;
819 struct i40e_hw_port_stats *osd = &pf->stats_offsets;
820
821 i40e_stat_update48(hw, I40E_GLPRT_GORCH(hw->port),
822 I40E_GLPRT_GORCL(hw->port),
823 pf->stat_offsets_loaded,
824 &osd->eth.rx_bytes, &nsd->eth.rx_bytes);
825 i40e_stat_update48(hw, I40E_GLPRT_GOTCH(hw->port),
826 I40E_GLPRT_GOTCL(hw->port),
827 pf->stat_offsets_loaded,
828 &osd->eth.tx_bytes, &nsd->eth.tx_bytes);
829 i40e_stat_update32(hw, I40E_GLPRT_RDPC(hw->port),
830 pf->stat_offsets_loaded,
831 &osd->eth.rx_discards,
832 &nsd->eth.rx_discards);
833 i40e_stat_update32(hw, I40E_GLPRT_TDPC(hw->port),
834 pf->stat_offsets_loaded,
835 &osd->eth.tx_discards,
836 &nsd->eth.tx_discards);
837 i40e_stat_update48(hw, I40E_GLPRT_MPRCH(hw->port),
838 I40E_GLPRT_MPRCL(hw->port),
839 pf->stat_offsets_loaded,
840 &osd->eth.rx_multicast,
841 &nsd->eth.rx_multicast);
842
843 i40e_stat_update32(hw, I40E_GLPRT_TDOLD(hw->port),
844 pf->stat_offsets_loaded,
845 &osd->tx_dropped_link_down,
846 &nsd->tx_dropped_link_down);
847
848 i40e_stat_update32(hw, I40E_GLPRT_CRCERRS(hw->port),
849 pf->stat_offsets_loaded,
850 &osd->crc_errors, &nsd->crc_errors);
851 ns->rx_crc_errors = nsd->crc_errors;
852
853 i40e_stat_update32(hw, I40E_GLPRT_ILLERRC(hw->port),
854 pf->stat_offsets_loaded,
855 &osd->illegal_bytes, &nsd->illegal_bytes);
856 ns->rx_errors = nsd->crc_errors
857 + nsd->illegal_bytes;
858
859 i40e_stat_update32(hw, I40E_GLPRT_MLFC(hw->port),
860 pf->stat_offsets_loaded,
861 &osd->mac_local_faults,
862 &nsd->mac_local_faults);
863 i40e_stat_update32(hw, I40E_GLPRT_MRFC(hw->port),
864 pf->stat_offsets_loaded,
865 &osd->mac_remote_faults,
866 &nsd->mac_remote_faults);
867
868 i40e_stat_update32(hw, I40E_GLPRT_RLEC(hw->port),
869 pf->stat_offsets_loaded,
870 &osd->rx_length_errors,
871 &nsd->rx_length_errors);
872 ns->rx_length_errors = nsd->rx_length_errors;
873
874 i40e_stat_update32(hw, I40E_GLPRT_LXONRXC(hw->port),
875 pf->stat_offsets_loaded,
876 &osd->link_xon_rx, &nsd->link_xon_rx);
877 i40e_stat_update32(hw, I40E_GLPRT_LXONTXC(hw->port),
878 pf->stat_offsets_loaded,
879 &osd->link_xon_tx, &nsd->link_xon_tx);
880 i40e_update_prio_xoff_rx(pf); /* handles I40E_GLPRT_LXOFFRXC */
881 i40e_stat_update32(hw, I40E_GLPRT_LXOFFTXC(hw->port),
882 pf->stat_offsets_loaded,
883 &osd->link_xoff_tx, &nsd->link_xoff_tx);
884
885 for (i = 0; i < 8; i++) {
886 i40e_stat_update32(hw, I40E_GLPRT_PXONRXC(hw->port, i),
887 pf->stat_offsets_loaded,
888 &osd->priority_xon_rx[i],
889 &nsd->priority_xon_rx[i]);
890 i40e_stat_update32(hw, I40E_GLPRT_PXONTXC(hw->port, i),
891 pf->stat_offsets_loaded,
892 &osd->priority_xon_tx[i],
893 &nsd->priority_xon_tx[i]);
894 i40e_stat_update32(hw, I40E_GLPRT_PXOFFTXC(hw->port, i),
895 pf->stat_offsets_loaded,
896 &osd->priority_xoff_tx[i],
897 &nsd->priority_xoff_tx[i]);
898 i40e_stat_update32(hw,
899 I40E_GLPRT_RXON2OFFCNT(hw->port, i),
900 pf->stat_offsets_loaded,
901 &osd->priority_xon_2_xoff[i],
902 &nsd->priority_xon_2_xoff[i]);
903 }
904
905 i40e_stat_update48(hw, I40E_GLPRT_PRC64H(hw->port),
906 I40E_GLPRT_PRC64L(hw->port),
907 pf->stat_offsets_loaded,
908 &osd->rx_size_64, &nsd->rx_size_64);
909 i40e_stat_update48(hw, I40E_GLPRT_PRC127H(hw->port),
910 I40E_GLPRT_PRC127L(hw->port),
911 pf->stat_offsets_loaded,
912 &osd->rx_size_127, &nsd->rx_size_127);
913 i40e_stat_update48(hw, I40E_GLPRT_PRC255H(hw->port),
914 I40E_GLPRT_PRC255L(hw->port),
915 pf->stat_offsets_loaded,
916 &osd->rx_size_255, &nsd->rx_size_255);
917 i40e_stat_update48(hw, I40E_GLPRT_PRC511H(hw->port),
918 I40E_GLPRT_PRC511L(hw->port),
919 pf->stat_offsets_loaded,
920 &osd->rx_size_511, &nsd->rx_size_511);
921 i40e_stat_update48(hw, I40E_GLPRT_PRC1023H(hw->port),
922 I40E_GLPRT_PRC1023L(hw->port),
923 pf->stat_offsets_loaded,
924 &osd->rx_size_1023, &nsd->rx_size_1023);
925 i40e_stat_update48(hw, I40E_GLPRT_PRC1522H(hw->port),
926 I40E_GLPRT_PRC1522L(hw->port),
927 pf->stat_offsets_loaded,
928 &osd->rx_size_1522, &nsd->rx_size_1522);
929 i40e_stat_update48(hw, I40E_GLPRT_PRC9522H(hw->port),
930 I40E_GLPRT_PRC9522L(hw->port),
931 pf->stat_offsets_loaded,
932 &osd->rx_size_big, &nsd->rx_size_big);
933
934 i40e_stat_update48(hw, I40E_GLPRT_PTC64H(hw->port),
935 I40E_GLPRT_PTC64L(hw->port),
936 pf->stat_offsets_loaded,
937 &osd->tx_size_64, &nsd->tx_size_64);
938 i40e_stat_update48(hw, I40E_GLPRT_PTC127H(hw->port),
939 I40E_GLPRT_PTC127L(hw->port),
940 pf->stat_offsets_loaded,
941 &osd->tx_size_127, &nsd->tx_size_127);
942 i40e_stat_update48(hw, I40E_GLPRT_PTC255H(hw->port),
943 I40E_GLPRT_PTC255L(hw->port),
944 pf->stat_offsets_loaded,
945 &osd->tx_size_255, &nsd->tx_size_255);
946 i40e_stat_update48(hw, I40E_GLPRT_PTC511H(hw->port),
947 I40E_GLPRT_PTC511L(hw->port),
948 pf->stat_offsets_loaded,
949 &osd->tx_size_511, &nsd->tx_size_511);
950 i40e_stat_update48(hw, I40E_GLPRT_PTC1023H(hw->port),
951 I40E_GLPRT_PTC1023L(hw->port),
952 pf->stat_offsets_loaded,
953 &osd->tx_size_1023, &nsd->tx_size_1023);
954 i40e_stat_update48(hw, I40E_GLPRT_PTC1522H(hw->port),
955 I40E_GLPRT_PTC1522L(hw->port),
956 pf->stat_offsets_loaded,
957 &osd->tx_size_1522, &nsd->tx_size_1522);
958 i40e_stat_update48(hw, I40E_GLPRT_PTC9522H(hw->port),
959 I40E_GLPRT_PTC9522L(hw->port),
960 pf->stat_offsets_loaded,
961 &osd->tx_size_big, &nsd->tx_size_big);
962
963 i40e_stat_update32(hw, I40E_GLPRT_RUC(hw->port),
964 pf->stat_offsets_loaded,
965 &osd->rx_undersize, &nsd->rx_undersize);
966 i40e_stat_update32(hw, I40E_GLPRT_RFC(hw->port),
967 pf->stat_offsets_loaded,
968 &osd->rx_fragments, &nsd->rx_fragments);
969 i40e_stat_update32(hw, I40E_GLPRT_ROC(hw->port),
970 pf->stat_offsets_loaded,
971 &osd->rx_oversize, &nsd->rx_oversize);
972 i40e_stat_update32(hw, I40E_GLPRT_RJC(hw->port),
973 pf->stat_offsets_loaded,
974 &osd->rx_jabber, &nsd->rx_jabber);
975 }
976
977 pf->stat_offsets_loaded = true;
978}
979
980/**
981 * i40e_find_filter - Search VSI filter list for specific mac/vlan filter
982 * @vsi: the VSI to be searched
983 * @macaddr: the MAC address
984 * @vlan: the vlan
985 * @is_vf: make sure its a vf filter, else doesn't matter
986 * @is_netdev: make sure its a netdev filter, else doesn't matter
987 *
988 * Returns ptr to the filter object or NULL
989 **/
990static struct i40e_mac_filter *i40e_find_filter(struct i40e_vsi *vsi,
991 u8 *macaddr, s16 vlan,
992 bool is_vf, bool is_netdev)
993{
994 struct i40e_mac_filter *f;
995
996 if (!vsi || !macaddr)
997 return NULL;
998
999 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1000 if ((ether_addr_equal(macaddr, f->macaddr)) &&
1001 (vlan == f->vlan) &&
1002 (!is_vf || f->is_vf) &&
1003 (!is_netdev || f->is_netdev))
1004 return f;
1005 }
1006 return NULL;
1007}
1008
1009/**
1010 * i40e_find_mac - Find a mac addr in the macvlan filters list
1011 * @vsi: the VSI to be searched
1012 * @macaddr: the MAC address we are searching for
1013 * @is_vf: make sure its a vf filter, else doesn't matter
1014 * @is_netdev: make sure its a netdev filter, else doesn't matter
1015 *
1016 * Returns the first filter with the provided MAC address or NULL if
1017 * MAC address was not found
1018 **/
1019struct i40e_mac_filter *i40e_find_mac(struct i40e_vsi *vsi, u8 *macaddr,
1020 bool is_vf, bool is_netdev)
1021{
1022 struct i40e_mac_filter *f;
1023
1024 if (!vsi || !macaddr)
1025 return NULL;
1026
1027 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1028 if ((ether_addr_equal(macaddr, f->macaddr)) &&
1029 (!is_vf || f->is_vf) &&
1030 (!is_netdev || f->is_netdev))
1031 return f;
1032 }
1033 return NULL;
1034}
1035
1036/**
1037 * i40e_is_vsi_in_vlan - Check if VSI is in vlan mode
1038 * @vsi: the VSI to be searched
1039 *
1040 * Returns true if VSI is in vlan mode or false otherwise
1041 **/
1042bool i40e_is_vsi_in_vlan(struct i40e_vsi *vsi)
1043{
1044 struct i40e_mac_filter *f;
1045
1046 /* Only -1 for all the filters denotes not in vlan mode
1047 * so we have to go through all the list in order to make sure
1048 */
1049 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1050 if (f->vlan >= 0)
1051 return true;
1052 }
1053
1054 return false;
1055}
1056
1057/**
1058 * i40e_put_mac_in_vlan - Make macvlan filters from macaddrs and vlans
1059 * @vsi: the VSI to be searched
1060 * @macaddr: the mac address to be filtered
1061 * @is_vf: true if it is a vf
1062 * @is_netdev: true if it is a netdev
1063 *
1064 * Goes through all the macvlan filters and adds a
1065 * macvlan filter for each unique vlan that already exists
1066 *
1067 * Returns first filter found on success, else NULL
1068 **/
1069struct i40e_mac_filter *i40e_put_mac_in_vlan(struct i40e_vsi *vsi, u8 *macaddr,
1070 bool is_vf, bool is_netdev)
1071{
1072 struct i40e_mac_filter *f;
1073
1074 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1075 if (!i40e_find_filter(vsi, macaddr, f->vlan,
1076 is_vf, is_netdev)) {
1077 if (!i40e_add_filter(vsi, macaddr, f->vlan,
8fb905b3 1078 is_vf, is_netdev))
41c445ff
JB		 1079 return NULL;
1080 }
1081 }
1082
1083 return list_first_entry_or_null(&vsi->mac_filter_list,
1084 struct i40e_mac_filter, list);
1085}
1086
1087/**
1088 * i40e_add_filter - Add a mac/vlan filter to the VSI
1089 * @vsi: the VSI to be searched
1090 * @macaddr: the MAC address
1091 * @vlan: the vlan
1092 * @is_vf: make sure its a vf filter, else doesn't matter
1093 * @is_netdev: make sure its a netdev filter, else doesn't matter
1094 *
1095 * Returns ptr to the filter object or NULL when no memory available.
1096 **/
1097struct i40e_mac_filter *i40e_add_filter(struct i40e_vsi *vsi,
1098 u8 *macaddr, s16 vlan,
1099 bool is_vf, bool is_netdev)
1100{
1101 struct i40e_mac_filter *f;
1102
1103 if (!vsi || !macaddr)
1104 return NULL;
1105
1106 f = i40e_find_filter(vsi, macaddr, vlan, is_vf, is_netdev);
1107 if (!f) {
1108 f = kzalloc(sizeof(*f), GFP_ATOMIC);
1109 if (!f)
1110 goto add_filter_out;
1111
1112 memcpy(f->macaddr, macaddr, ETH_ALEN);
1113 f->vlan = vlan;
1114 f->changed = true;
1115
1116 INIT_LIST_HEAD(&f->list);
1117 list_add(&f->list, &vsi->mac_filter_list);
1118 }
1119
1120 /* increment counter and add a new flag if needed */
1121 if (is_vf) {
1122 if (!f->is_vf) {
1123 f->is_vf = true;
1124 f->counter++;
1125 }
1126 } else if (is_netdev) {
1127 if (!f->is_netdev) {
1128 f->is_netdev = true;
1129 f->counter++;
1130 }
1131 } else {
1132 f->counter++;
1133 }
1134
1135 /* changed tells sync_filters_subtask to
1136 * push the filter down to the firmware
1137 */
1138 if (f->changed) {
1139 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1140 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1141 }
1142
1143add_filter_out:
1144 return f;
1145}
1146
1147/**
1148 * i40e_del_filter - Remove a mac/vlan filter from the VSI
1149 * @vsi: the VSI to be searched
1150 * @macaddr: the MAC address
1151 * @vlan: the vlan
1152 * @is_vf: make sure it's a vf filter, else doesn't matter
1153 * @is_netdev: make sure it's a netdev filter, else doesn't matter
1154 **/
1155void i40e_del_filter(struct i40e_vsi *vsi,
1156 u8 *macaddr, s16 vlan,
1157 bool is_vf, bool is_netdev)
1158{
1159 struct i40e_mac_filter *f;
1160
1161 if (!vsi || !macaddr)
1162 return;
1163
1164 f = i40e_find_filter(vsi, macaddr, vlan, is_vf, is_netdev);
1165 if (!f || f->counter == 0)
1166 return;
1167
1168 if (is_vf) {
1169 if (f->is_vf) {
1170 f->is_vf = false;
1171 f->counter--;
1172 }
1173 } else if (is_netdev) {
1174 if (f->is_netdev) {
1175 f->is_netdev = false;
1176 f->counter--;
1177 }
1178 } else {
1179 /* make sure we don't remove a filter in use by vf or netdev */
1180 int min_f = 0;
1181 min_f += (f->is_vf ? 1 : 0);
1182 min_f += (f->is_netdev ? 1 : 0);
1183
1184 if (f->counter > min_f)
1185 f->counter--;
1186 }
1187
1188 /* counter == 0 tells sync_filters_subtask to
1189 * remove the filter from the firmware's list
1190 */
1191 if (f->counter == 0) {
1192 f->changed = true;
1193 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1194 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1195 }
1196}
1197
1198/**
1199 * i40e_set_mac - NDO callback to set mac address
1200 * @netdev: network interface device structure
1201 * @p: pointer to an address structure
1202 *
1203 * Returns 0 on success, negative on failure
1204 **/
1205static int i40e_set_mac(struct net_device *netdev, void *p)
1206{
1207 struct i40e_netdev_priv *np = netdev_priv(netdev);
1208 struct i40e_vsi *vsi = np->vsi;
1209 struct sockaddr *addr = p;
1210 struct i40e_mac_filter *f;
1211
1212 if (!is_valid_ether_addr(addr->sa_data))
1213 return -EADDRNOTAVAIL;
1214
1215 netdev_info(netdev, "set mac address=%pM\n", addr->sa_data);
1216
1217 if (ether_addr_equal(netdev->dev_addr, addr->sa_data))
1218 return 0;
1219
80f6428f
ASJ		 1220 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
1221 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
1222 return -EADDRNOTAVAIL;
1223
41c445ff
JB		 1224 if (vsi->type == I40E_VSI_MAIN) {
1225 i40e_status ret;
1226 ret = i40e_aq_mac_address_write(&vsi->back->hw,
1227 I40E_AQC_WRITE_TYPE_LAA_ONLY,
1228 addr->sa_data, NULL);
1229 if (ret) {
1230 netdev_info(netdev,
1231 "Addr change for Main VSI failed: %d\n",
1232 ret);
1233 return -EADDRNOTAVAIL;
1234 }
1235
1236 memcpy(vsi->back->hw.mac.addr, addr->sa_data, netdev->addr_len);
1237 }
1238
1239 /* In order to be sure to not drop any packets, add the new address
1240 * then delete the old one.
1241 */
1242 f = i40e_add_filter(vsi, addr->sa_data, I40E_VLAN_ANY, false, false);
1243 if (!f)
1244 return -ENOMEM;
1245
1246 i40e_sync_vsi_filters(vsi);
1247 i40e_del_filter(vsi, netdev->dev_addr, I40E_VLAN_ANY, false, false);
1248 i40e_sync_vsi_filters(vsi);
1249
1250 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
1251
1252 return 0;
1253}
1254
1255/**
1256 * i40e_vsi_setup_queue_map - Setup a VSI queue map based on enabled_tc
1257 * @vsi: the VSI being setup
1258 * @ctxt: VSI context structure
1259 * @enabled_tc: Enabled TCs bitmap
1260 * @is_add: True if called before Add VSI
1261 *
1262 * Setup VSI queue mapping for enabled traffic classes.
1263 **/
1264static void i40e_vsi_setup_queue_map(struct i40e_vsi *vsi,
1265 struct i40e_vsi_context *ctxt,
1266 u8 enabled_tc,
1267 bool is_add)
1268{
1269 struct i40e_pf *pf = vsi->back;
1270 u16 sections = 0;
1271 u8 netdev_tc = 0;
1272 u16 numtc = 0;
1273 u16 qcount;
1274 u8 offset;
1275 u16 qmap;
1276 int i;
4e3b35b0 1277 u16 num_tc_qps = 0;
41c445ff
JB		 1278
1279 sections = I40E_AQ_VSI_PROP_QUEUE_MAP_VALID;
1280 offset = 0;
1281
1282 if (enabled_tc && (vsi->back->flags & I40E_FLAG_DCB_ENABLED)) {
1283 /* Find numtc from enabled TC bitmap */
1284 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
1285 if (enabled_tc & (1 << i)) /* TC is enabled */
1286 numtc++;
1287 }
1288 if (!numtc) {
1289 dev_warn(&pf->pdev->dev, "DCB is enabled but no TC enabled, forcing TC0\n");
1290 numtc = 1;
1291 }
1292 } else {
1293 /* At least TC0 is enabled in case of non-DCB case */
1294 numtc = 1;
1295 }
1296
1297 vsi->tc_config.numtc = numtc;
1298 vsi->tc_config.enabled_tc = enabled_tc ? enabled_tc : 1;
4e3b35b0
NP		 1299 /* Number of queues per enabled TC */
1300 num_tc_qps = rounddown_pow_of_two(vsi->alloc_queue_pairs/numtc);
1301 num_tc_qps = min_t(int, num_tc_qps, I40E_MAX_QUEUES_PER_TC);
41c445ff
JB		 1302
1303 /* Setup queue offset/count for all TCs for given VSI */
1304 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
1305 /* See if the given TC is enabled for the given VSI */
1306 if (vsi->tc_config.enabled_tc & (1 << i)) { /* TC is enabled */
1307 int pow, num_qps;
1308
41c445ff
JB		 1309 switch (vsi->type) {
1310 case I40E_VSI_MAIN:
4e3b35b0 1311 qcount = min_t(int, pf->rss_size, num_tc_qps);
41c445ff
JB		 1312 break;
1313 case I40E_VSI_FDIR:
1314 case I40E_VSI_SRIOV:
1315 case I40E_VSI_VMDQ2:
1316 default:
4e3b35b0 1317 qcount = num_tc_qps;
41c445ff
JB		 1318 WARN_ON(i != 0);
1319 break;
1320 }
4e3b35b0
NP		 1321 vsi->tc_config.tc_info[i].qoffset = offset;
1322 vsi->tc_config.tc_info[i].qcount = qcount;
41c445ff
JB		 1323
1324 /* find the power-of-2 of the number of queue pairs */
4e3b35b0 1325 num_qps = qcount;
41c445ff 1326 pow = 0;
4e3b35b0 1327 while (num_qps && ((1 << pow) < qcount)) {
41c445ff
JB		 1328 pow++;
1329 num_qps >>= 1;
1330 }
1331
1332 vsi->tc_config.tc_info[i].netdev_tc = netdev_tc++;
1333 qmap =
1334 (offset << I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT) |
1335 (pow << I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT);
1336
4e3b35b0 1337 offset += qcount;
41c445ff
JB		 1338 } else {
1339 /* TC is not enabled so set the offset to
1340 * default queue and allocate one queue
1341 * for the given TC.
1342 */
1343 vsi->tc_config.tc_info[i].qoffset = 0;
1344 vsi->tc_config.tc_info[i].qcount = 1;
1345 vsi->tc_config.tc_info[i].netdev_tc = 0;
1346
1347 qmap = 0;
1348 }
1349 ctxt->info.tc_mapping[i] = cpu_to_le16(qmap);
1350 }
1351
1352 /* Set actual Tx/Rx queue pairs */
1353 vsi->num_queue_pairs = offset;
1354
1355 /* Scheduler section valid can only be set for ADD VSI */
1356 if (is_add) {
1357 sections |= I40E_AQ_VSI_PROP_SCHED_VALID;
1358
1359 ctxt->info.up_enable_bits = enabled_tc;
1360 }
1361 if (vsi->type == I40E_VSI_SRIOV) {
1362 ctxt->info.mapping_flags |=
1363 cpu_to_le16(I40E_AQ_VSI_QUE_MAP_NONCONTIG);
1364 for (i = 0; i < vsi->num_queue_pairs; i++)
1365 ctxt->info.queue_mapping[i] =
1366 cpu_to_le16(vsi->base_queue + i);
1367 } else {
1368 ctxt->info.mapping_flags |=
1369 cpu_to_le16(I40E_AQ_VSI_QUE_MAP_CONTIG);
1370 ctxt->info.queue_mapping[0] = cpu_to_le16(vsi->base_queue);
1371 }
1372 ctxt->info.valid_sections |= cpu_to_le16(sections);
1373}
1374
1375/**
1376 * i40e_set_rx_mode - NDO callback to set the netdev filters
1377 * @netdev: network interface device structure
1378 **/
1379static void i40e_set_rx_mode(struct net_device *netdev)
1380{
1381 struct i40e_netdev_priv *np = netdev_priv(netdev);
1382 struct i40e_mac_filter *f, *ftmp;
1383 struct i40e_vsi *vsi = np->vsi;
1384 struct netdev_hw_addr *uca;
1385 struct netdev_hw_addr *mca;
1386 struct netdev_hw_addr *ha;
1387
1388 /* add addr if not already in the filter list */
1389 netdev_for_each_uc_addr(uca, netdev) {
1390 if (!i40e_find_mac(vsi, uca->addr, false, true)) {
1391 if (i40e_is_vsi_in_vlan(vsi))
1392 i40e_put_mac_in_vlan(vsi, uca->addr,
1393 false, true);
1394 else
1395 i40e_add_filter(vsi, uca->addr, I40E_VLAN_ANY,
1396 false, true);
1397 }
1398 }
1399
1400 netdev_for_each_mc_addr(mca, netdev) {
1401 if (!i40e_find_mac(vsi, mca->addr, false, true)) {
1402 if (i40e_is_vsi_in_vlan(vsi))
1403 i40e_put_mac_in_vlan(vsi, mca->addr,
1404 false, true);
1405 else
1406 i40e_add_filter(vsi, mca->addr, I40E_VLAN_ANY,
1407 false, true);
1408 }
1409 }
1410
1411 /* remove filter if not in netdev list */
1412 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1413 bool found = false;
1414
1415 if (!f->is_netdev)
1416 continue;
1417
1418 if (is_multicast_ether_addr(f->macaddr)) {
1419 netdev_for_each_mc_addr(mca, netdev) {
1420 if (ether_addr_equal(mca->addr, f->macaddr)) {
1421 found = true;
1422 break;
1423 }
1424 }
1425 } else {
1426 netdev_for_each_uc_addr(uca, netdev) {
1427 if (ether_addr_equal(uca->addr, f->macaddr)) {
1428 found = true;
1429 break;
1430 }
1431 }
1432
1433 for_each_dev_addr(netdev, ha) {
1434 if (ether_addr_equal(ha->addr, f->macaddr)) {
1435 found = true;
1436 break;
1437 }
1438 }
1439 }
1440 if (!found)
1441 i40e_del_filter(
1442 vsi, f->macaddr, I40E_VLAN_ANY, false, true);
1443 }
1444
1445 /* check for other flag changes */
1446 if (vsi->current_netdev_flags != vsi->netdev->flags) {
1447 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
1448 vsi->back->flags |= I40E_FLAG_FILTER_SYNC;
1449 }
1450}
1451
1452/**
1453 * i40e_sync_vsi_filters - Update the VSI filter list to the HW
1454 * @vsi: ptr to the VSI
1455 *
1456 * Push any outstanding VSI filter changes through the AdminQ.
1457 *
1458 * Returns 0 or error value
1459 **/
1460int i40e_sync_vsi_filters(struct i40e_vsi *vsi)
1461{
1462 struct i40e_mac_filter *f, *ftmp;
1463 bool promisc_forced_on = false;
1464 bool add_happened = false;
1465 int filter_list_len = 0;
1466 u32 changed_flags = 0;
dcae29be 1467 i40e_status aq_ret = 0;
41c445ff
JB		 1468 struct i40e_pf *pf;
1469 int num_add = 0;
1470 int num_del = 0;
1471 u16 cmd_flags;
1472
1473 /* empty array typed pointers, kcalloc later */
1474 struct i40e_aqc_add_macvlan_element_data *add_list;
1475 struct i40e_aqc_remove_macvlan_element_data *del_list;
1476
1477 while (test_and_set_bit(__I40E_CONFIG_BUSY, &vsi->state))
1478 usleep_range(1000, 2000);
1479 pf = vsi->back;
1480
1481 if (vsi->netdev) {
1482 changed_flags = vsi->current_netdev_flags ^ vsi->netdev->flags;
1483 vsi->current_netdev_flags = vsi->netdev->flags;
1484 }
1485
1486 if (vsi->flags & I40E_VSI_FLAG_FILTER_CHANGED) {
1487 vsi->flags &= ~I40E_VSI_FLAG_FILTER_CHANGED;
1488
1489 filter_list_len = pf->hw.aq.asq_buf_size /
1490 sizeof(struct i40e_aqc_remove_macvlan_element_data);
1491 del_list = kcalloc(filter_list_len,
1492 sizeof(struct i40e_aqc_remove_macvlan_element_data),
1493 GFP_KERNEL);
1494 if (!del_list)
1495 return -ENOMEM;
1496
1497 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1498 if (!f->changed)
1499 continue;
1500
1501 if (f->counter != 0)
1502 continue;
1503 f->changed = false;
1504 cmd_flags = 0;
1505
1506 /* add to delete list */
1507 memcpy(del_list[num_del].mac_addr,
1508 f->macaddr, ETH_ALEN);
1509 del_list[num_del].vlan_tag =
1510 cpu_to_le16((u16)(f->vlan ==
1511 I40E_VLAN_ANY ? 0 : f->vlan));
1512
41c445ff
JB		 1513 cmd_flags |= I40E_AQC_MACVLAN_DEL_PERFECT_MATCH;
1514 del_list[num_del].flags = cmd_flags;
1515 num_del++;
1516
1517 /* unlink from filter list */
1518 list_del(&f->list);
1519 kfree(f);
1520
1521 /* flush a full buffer */
1522 if (num_del == filter_list_len) {
dcae29be 1523 aq_ret = i40e_aq_remove_macvlan(&pf->hw,
41c445ff
JB		 1524 vsi->seid, del_list, num_del,
1525 NULL);
1526 num_del = 0;
1527 memset(del_list, 0, sizeof(*del_list));
1528
dcae29be 1529 if (aq_ret)
41c445ff
JB		 1530 dev_info(&pf->pdev->dev,
1531 "ignoring delete macvlan error, err %d, aq_err %d while flushing a full buffer\n",
dcae29be 1532 aq_ret,
41c445ff
JB		 1533 pf->hw.aq.asq_last_status);
1534 }
1535 }
1536 if (num_del) {
dcae29be 1537 aq_ret = i40e_aq_remove_macvlan(&pf->hw, vsi->seid,
41c445ff
JB		 1538 del_list, num_del, NULL);
1539 num_del = 0;
1540
dcae29be 1541 if (aq_ret)
41c445ff
JB		 1542 dev_info(&pf->pdev->dev,
1543 "ignoring delete macvlan error, err %d, aq_err %d\n",
dcae29be 1544 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1545 }
1546
1547 kfree(del_list);
1548 del_list = NULL;
1549
1550 /* do all the adds now */
1551 filter_list_len = pf->hw.aq.asq_buf_size /
1552 sizeof(struct i40e_aqc_add_macvlan_element_data),
1553 add_list = kcalloc(filter_list_len,
1554 sizeof(struct i40e_aqc_add_macvlan_element_data),
1555 GFP_KERNEL);
1556 if (!add_list)
1557 return -ENOMEM;
1558
1559 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
1560 if (!f->changed)
1561 continue;
1562
1563 if (f->counter == 0)
1564 continue;
1565 f->changed = false;
1566 add_happened = true;
1567 cmd_flags = 0;
1568
1569 /* add to add array */
1570 memcpy(add_list[num_add].mac_addr,
1571 f->macaddr, ETH_ALEN);
1572 add_list[num_add].vlan_tag =
1573 cpu_to_le16(
1574 (u16)(f->vlan == I40E_VLAN_ANY ? 0 : f->vlan));
1575 add_list[num_add].queue_number = 0;
1576
1577 cmd_flags |= I40E_AQC_MACVLAN_ADD_PERFECT_MATCH;
41c445ff
JB		 1578 add_list[num_add].flags = cpu_to_le16(cmd_flags);
1579 num_add++;
1580
1581 /* flush a full buffer */
1582 if (num_add == filter_list_len) {
dcae29be
JB		 1583 aq_ret = i40e_aq_add_macvlan(&pf->hw, vsi->seid,
1584 add_list, num_add,
1585 NULL);
41c445ff
JB		 1586 num_add = 0;
1587
dcae29be 1588 if (aq_ret)
41c445ff
JB		 1589 break;
1590 memset(add_list, 0, sizeof(*add_list));
1591 }
1592 }
1593 if (num_add) {
dcae29be
JB		 1594 aq_ret = i40e_aq_add_macvlan(&pf->hw, vsi->seid,
1595 add_list, num_add, NULL);
41c445ff
JB		 1596 num_add = 0;
1597 }
1598 kfree(add_list);
1599 add_list = NULL;
1600
dcae29be 1601 if (add_happened && (!aq_ret)) {
41c445ff 1602 /* do nothing */;
dcae29be 1603 } else if (add_happened && (aq_ret)) {
41c445ff
JB		 1604 dev_info(&pf->pdev->dev,
1605 "add filter failed, err %d, aq_err %d\n",
dcae29be 1606 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1607 if ((pf->hw.aq.asq_last_status == I40E_AQ_RC_ENOSPC) &&
1608 !test_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1609 &vsi->state)) {
1610 promisc_forced_on = true;
1611 set_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1612 &vsi->state);
1613 dev_info(&pf->pdev->dev, "promiscuous mode forced on\n");
1614 }
1615 }
1616 }
1617
1618 /* check for changes in promiscuous modes */
1619 if (changed_flags & IFF_ALLMULTI) {
1620 bool cur_multipromisc;
1621 cur_multipromisc = !!(vsi->current_netdev_flags & IFF_ALLMULTI);
dcae29be
JB		 1622 aq_ret = i40e_aq_set_vsi_multicast_promiscuous(&vsi->back->hw,
1623 vsi->seid,
1624 cur_multipromisc,
1625 NULL);
1626 if (aq_ret)
41c445ff
JB		 1627 dev_info(&pf->pdev->dev,
1628 "set multi promisc failed, err %d, aq_err %d\n",
dcae29be 1629 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1630 }
1631 if ((changed_flags & IFF_PROMISC) || promisc_forced_on) {
1632 bool cur_promisc;
1633 cur_promisc = (!!(vsi->current_netdev_flags & IFF_PROMISC) ||
1634 test_bit(__I40E_FILTER_OVERFLOW_PROMISC,
1635 &vsi->state));
dcae29be
JB		 1636 aq_ret = i40e_aq_set_vsi_unicast_promiscuous(&vsi->back->hw,
1637 vsi->seid,
1638 cur_promisc, NULL);
1639 if (aq_ret)
41c445ff
JB		 1640 dev_info(&pf->pdev->dev,
1641 "set uni promisc failed, err %d, aq_err %d\n",
dcae29be 1642 aq_ret, pf->hw.aq.asq_last_status);
1a10370a
GR		 1643 aq_ret = i40e_aq_set_vsi_broadcast(&vsi->back->hw,
1644 vsi->seid,
1645 cur_promisc, NULL);
1646 if (aq_ret)
1647 dev_info(&pf->pdev->dev,
1648 "set brdcast promisc failed, err %d, aq_err %d\n",
1649 aq_ret, pf->hw.aq.asq_last_status);
41c445ff
JB		 1650 }
1651
1652 clear_bit(__I40E_CONFIG_BUSY, &vsi->state);
1653 return 0;
1654}
1655
1656/**
1657 * i40e_sync_filters_subtask - Sync the VSI filter list with HW
1658 * @pf: board private structure
1659 **/
1660static void i40e_sync_filters_subtask(struct i40e_pf *pf)
1661{
1662 int v;
1663
1664 if (!pf || !(pf->flags & I40E_FLAG_FILTER_SYNC))
1665 return;
1666 pf->flags &= ~I40E_FLAG_FILTER_SYNC;
1667
1668 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
1669 if (pf->vsi[v] &&
1670 (pf->vsi[v]->flags & I40E_VSI_FLAG_FILTER_CHANGED))
1671 i40e_sync_vsi_filters(pf->vsi[v]);
1672 }
1673}
1674
1675/**
1676 * i40e_change_mtu - NDO callback to change the Maximum Transfer Unit
1677 * @netdev: network interface device structure
1678 * @new_mtu: new value for maximum frame size
1679 *
1680 * Returns 0 on success, negative on failure
1681 **/
1682static int i40e_change_mtu(struct net_device *netdev, int new_mtu)
1683{
1684 struct i40e_netdev_priv *np = netdev_priv(netdev);
1685 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
1686 struct i40e_vsi *vsi = np->vsi;
1687
1688 /* MTU < 68 is an error and causes problems on some kernels */
1689 if ((new_mtu < 68) || (max_frame > I40E_MAX_RXBUFFER))
1690 return -EINVAL;
1691
1692 netdev_info(netdev, "changing MTU from %d to %d\n",
1693 netdev->mtu, new_mtu);
1694 netdev->mtu = new_mtu;
1695 if (netif_running(netdev))
1696 i40e_vsi_reinit_locked(vsi);
1697
1698 return 0;
1699}
1700
beb0dff1
JK		 1701/**
1702 * i40e_ioctl - Access the hwtstamp interface
1703 * @netdev: network interface device structure
1704 * @ifr: interface request data
1705 * @cmd: ioctl command
1706 **/
1707int i40e_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
1708{
1709 struct i40e_netdev_priv *np = netdev_priv(netdev);
1710 struct i40e_pf *pf = np->vsi->back;
1711
1712 switch (cmd) {
1713 case SIOCGHWTSTAMP:
1714 return i40e_ptp_get_ts_config(pf, ifr);
1715 case SIOCSHWTSTAMP:
1716 return i40e_ptp_set_ts_config(pf, ifr);
1717 default:
1718 return -EOPNOTSUPP;
1719 }
1720}
1721
41c445ff
JB		 1722/**
1723 * i40e_vlan_stripping_enable - Turn on vlan stripping for the VSI
1724 * @vsi: the vsi being adjusted
1725 **/
1726void i40e_vlan_stripping_enable(struct i40e_vsi *vsi)
1727{
1728 struct i40e_vsi_context ctxt;
1729 i40e_status ret;
1730
1731 if ((vsi->info.valid_sections &
1732 cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID)) &&
1733 ((vsi->info.port_vlan_flags & I40E_AQ_VSI_PVLAN_MODE_MASK) == 0))
1734 return; /* already enabled */
1735
1736 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
1737 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_ALL |
1738 I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH;
1739
1740 ctxt.seid = vsi->seid;
1741 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
1742 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
1743 if (ret) {
1744 dev_info(&vsi->back->pdev->dev,
1745 "%s: update vsi failed, aq_err=%d\n",
1746 __func__, vsi->back->hw.aq.asq_last_status);
1747 }
1748}
1749
1750/**
1751 * i40e_vlan_stripping_disable - Turn off vlan stripping for the VSI
1752 * @vsi: the vsi being adjusted
1753 **/
1754void i40e_vlan_stripping_disable(struct i40e_vsi *vsi)
1755{
1756 struct i40e_vsi_context ctxt;
1757 i40e_status ret;
1758
1759 if ((vsi->info.valid_sections &
1760 cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID)) &&
1761 ((vsi->info.port_vlan_flags & I40E_AQ_VSI_PVLAN_EMOD_MASK) ==
1762 I40E_AQ_VSI_PVLAN_EMOD_MASK))
1763 return; /* already disabled */
1764
1765 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
1766 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_ALL |
1767 I40E_AQ_VSI_PVLAN_EMOD_NOTHING;
1768
1769 ctxt.seid = vsi->seid;
1770 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
1771 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
1772 if (ret) {
1773 dev_info(&vsi->back->pdev->dev,
1774 "%s: update vsi failed, aq_err=%d\n",
1775 __func__, vsi->back->hw.aq.asq_last_status);
1776 }
1777}
1778
1779/**
1780 * i40e_vlan_rx_register - Setup or shutdown vlan offload
1781 * @netdev: network interface to be adjusted
1782 * @features: netdev features to test if VLAN offload is enabled or not
1783 **/
1784static void i40e_vlan_rx_register(struct net_device *netdev, u32 features)
1785{
1786 struct i40e_netdev_priv *np = netdev_priv(netdev);
1787 struct i40e_vsi *vsi = np->vsi;
1788
1789 if (features & NETIF_F_HW_VLAN_CTAG_RX)
1790 i40e_vlan_stripping_enable(vsi);
1791 else
1792 i40e_vlan_stripping_disable(vsi);
1793}
1794
1795/**
1796 * i40e_vsi_add_vlan - Add vsi membership for given vlan
1797 * @vsi: the vsi being configured
1798 * @vid: vlan id to be added (0 = untagged only , -1 = any)
1799 **/
1800int i40e_vsi_add_vlan(struct i40e_vsi *vsi, s16 vid)
1801{
1802 struct i40e_mac_filter *f, *add_f;
1803 bool is_netdev, is_vf;
41c445ff
JB		 1804
1805 is_vf = (vsi->type == I40E_VSI_SRIOV);
1806 is_netdev = !!(vsi->netdev);
1807
1808 if (is_netdev) {
1809 add_f = i40e_add_filter(vsi, vsi->netdev->dev_addr, vid,
1810 is_vf, is_netdev);
1811 if (!add_f) {
1812 dev_info(&vsi->back->pdev->dev,
1813 "Could not add vlan filter %d for %pM\n",
1814 vid, vsi->netdev->dev_addr);
1815 return -ENOMEM;
1816 }
1817 }
1818
1819 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1820 add_f = i40e_add_filter(vsi, f->macaddr, vid, is_vf, is_netdev);
1821 if (!add_f) {
1822 dev_info(&vsi->back->pdev->dev,
1823 "Could not add vlan filter %d for %pM\n",
1824 vid, f->macaddr);
1825 return -ENOMEM;
1826 }
1827 }
1828
41c445ff
JB		 1829 /* Now if we add a vlan tag, make sure to check if it is the first
1830 * tag (i.e. a "tag" -1 does exist) and if so replace the -1 "tag"
1831 * with 0, so we now accept untagged and specified tagged traffic
1832 * (and not any taged and untagged)
1833 */
1834 if (vid > 0) {
1835 if (is_netdev && i40e_find_filter(vsi, vsi->netdev->dev_addr,
1836 I40E_VLAN_ANY,
1837 is_vf, is_netdev)) {
1838 i40e_del_filter(vsi, vsi->netdev->dev_addr,
1839 I40E_VLAN_ANY, is_vf, is_netdev);
1840 add_f = i40e_add_filter(vsi, vsi->netdev->dev_addr, 0,
1841 is_vf, is_netdev);
1842 if (!add_f) {
1843 dev_info(&vsi->back->pdev->dev,
1844 "Could not add filter 0 for %pM\n",
1845 vsi->netdev->dev_addr);
1846 return -ENOMEM;
1847 }
1848 }
8d82a7c5 1849 }
41c445ff 1850
8d82a7c5
GR		 1851 /* Do not assume that I40E_VLAN_ANY should be reset to VLAN 0 */
1852 if (vid > 0 && !vsi->info.pvid) {
41c445ff
JB		 1853 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1854 if (i40e_find_filter(vsi, f->macaddr, I40E_VLAN_ANY,
1855 is_vf, is_netdev)) {
1856 i40e_del_filter(vsi, f->macaddr, I40E_VLAN_ANY,
1857 is_vf, is_netdev);
1858 add_f = i40e_add_filter(vsi, f->macaddr,
1859 0, is_vf, is_netdev);
1860 if (!add_f) {
1861 dev_info(&vsi->back->pdev->dev,
1862 "Could not add filter 0 for %pM\n",
1863 f->macaddr);
1864 return -ENOMEM;
1865 }
1866 }
1867 }
41c445ff
JB		 1868 }
1869
80f6428f
ASJ		 1870 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
1871 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
1872 return 0;
1873
1874 return i40e_sync_vsi_filters(vsi);
41c445ff
JB		 1875}
1876
1877/**
1878 * i40e_vsi_kill_vlan - Remove vsi membership for given vlan
1879 * @vsi: the vsi being configured
1880 * @vid: vlan id to be removed (0 = untagged only , -1 = any)
078b5876
JB		 1881 *
1882 * Return: 0 on success or negative otherwise
41c445ff
JB		 1883 **/
1884int i40e_vsi_kill_vlan(struct i40e_vsi *vsi, s16 vid)
1885{
1886 struct net_device *netdev = vsi->netdev;
1887 struct i40e_mac_filter *f, *add_f;
1888 bool is_vf, is_netdev;
1889 int filter_count = 0;
41c445ff
JB		 1890
1891 is_vf = (vsi->type == I40E_VSI_SRIOV);
1892 is_netdev = !!(netdev);
1893
1894 if (is_netdev)
1895 i40e_del_filter(vsi, netdev->dev_addr, vid, is_vf, is_netdev);
1896
1897 list_for_each_entry(f, &vsi->mac_filter_list, list)
1898 i40e_del_filter(vsi, f->macaddr, vid, is_vf, is_netdev);
1899
41c445ff
JB		 1900 /* go through all the filters for this VSI and if there is only
1901 * vid == 0 it means there are no other filters, so vid 0 must
1902 * be replaced with -1. This signifies that we should from now
1903 * on accept any traffic (with any tag present, or untagged)
1904 */
1905 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1906 if (is_netdev) {
1907 if (f->vlan &&
1908 ether_addr_equal(netdev->dev_addr, f->macaddr))
1909 filter_count++;
1910 }
1911
1912 if (f->vlan)
1913 filter_count++;
1914 }
1915
1916 if (!filter_count && is_netdev) {
1917 i40e_del_filter(vsi, netdev->dev_addr, 0, is_vf, is_netdev);
1918 f = i40e_add_filter(vsi, netdev->dev_addr, I40E_VLAN_ANY,
1919 is_vf, is_netdev);
1920 if (!f) {
1921 dev_info(&vsi->back->pdev->dev,
1922 "Could not add filter %d for %pM\n",
1923 I40E_VLAN_ANY, netdev->dev_addr);
1924 return -ENOMEM;
1925 }
1926 }
1927
1928 if (!filter_count) {
1929 list_for_each_entry(f, &vsi->mac_filter_list, list) {
1930 i40e_del_filter(vsi, f->macaddr, 0, is_vf, is_netdev);
1931 add_f = i40e_add_filter(vsi, f->macaddr, I40E_VLAN_ANY,
1932 is_vf, is_netdev);
1933 if (!add_f) {
1934 dev_info(&vsi->back->pdev->dev,
1935 "Could not add filter %d for %pM\n",
1936 I40E_VLAN_ANY, f->macaddr);
1937 return -ENOMEM;
1938 }
1939 }
1940 }
1941
80f6428f
ASJ		 1942 if (test_bit(__I40E_DOWN, &vsi->back->state) ||
1943 test_bit(__I40E_RESET_RECOVERY_PENDING, &vsi->back->state))
1944 return 0;
1945
41c445ff
JB		 1946 return i40e_sync_vsi_filters(vsi);
1947}
1948
1949/**
1950 * i40e_vlan_rx_add_vid - Add a vlan id filter to HW offload
1951 * @netdev: network interface to be adjusted
1952 * @vid: vlan id to be added
078b5876
JB		 1953 *
1954 * net_device_ops implementation for adding vlan ids
41c445ff
JB		 1955 **/
1956static int i40e_vlan_rx_add_vid(struct net_device *netdev,
1957 __always_unused __be16 proto, u16 vid)
1958{
1959 struct i40e_netdev_priv *np = netdev_priv(netdev);
1960 struct i40e_vsi *vsi = np->vsi;
078b5876 1961 int ret = 0;
41c445ff
JB		 1962
1963 if (vid > 4095)
078b5876
JB		 1964 return -EINVAL;
1965
1966 netdev_info(netdev, "adding %pM vid=%d\n", netdev->dev_addr, vid);
41c445ff 1967
6982d429
ASJ		 1968 /* If the network stack called us with vid = 0 then
1969 * it is asking to receive priority tagged packets with
1970 * vlan id 0. Our HW receives them by default when configured
1971 * to receive untagged packets so there is no need to add an
1972 * extra filter for vlan 0 tagged packets.
41c445ff 1973 */
6982d429
ASJ		 1974 if (vid)
1975 ret = i40e_vsi_add_vlan(vsi, vid);
41c445ff 1976
078b5876
JB		 1977 if (!ret && (vid < VLAN_N_VID))
1978 set_bit(vid, vsi->active_vlans);
41c445ff 1979
078b5876 1980 return ret;
41c445ff
JB		 1981}
1982
1983/**
1984 * i40e_vlan_rx_kill_vid - Remove a vlan id filter from HW offload
1985 * @netdev: network interface to be adjusted
1986 * @vid: vlan id to be removed
078b5876 1987 *
fdfd943e 1988 * net_device_ops implementation for removing vlan ids
41c445ff
JB		 1989 **/
1990static int i40e_vlan_rx_kill_vid(struct net_device *netdev,
1991 __always_unused __be16 proto, u16 vid)
1992{
1993 struct i40e_netdev_priv *np = netdev_priv(netdev);
1994 struct i40e_vsi *vsi = np->vsi;
1995
078b5876
JB		 1996 netdev_info(netdev, "removing %pM vid=%d\n", netdev->dev_addr, vid);
1997
41c445ff
JB		 1998 /* return code is ignored as there is nothing a user
1999 * can do about failure to remove and a log message was
078b5876 2000 * already printed from the other function
41c445ff
JB		 2001 */
2002 i40e_vsi_kill_vlan(vsi, vid);
2003
2004 clear_bit(vid, vsi->active_vlans);
078b5876 2005
41c445ff
JB		 2006 return 0;
2007}
2008
2009/**
2010 * i40e_restore_vlan - Reinstate vlans when vsi/netdev comes back up
2011 * @vsi: the vsi being brought back up
2012 **/
2013static void i40e_restore_vlan(struct i40e_vsi *vsi)
2014{
2015 u16 vid;
2016
2017 if (!vsi->netdev)
2018 return;
2019
2020 i40e_vlan_rx_register(vsi->netdev, vsi->netdev->features);
2021
2022 for_each_set_bit(vid, vsi->active_vlans, VLAN_N_VID)
2023 i40e_vlan_rx_add_vid(vsi->netdev, htons(ETH_P_8021Q),
2024 vid);
2025}
2026
2027/**
2028 * i40e_vsi_add_pvid - Add pvid for the VSI
2029 * @vsi: the vsi being adjusted
2030 * @vid: the vlan id to set as a PVID
2031 **/
dcae29be 2032int i40e_vsi_add_pvid(struct i40e_vsi *vsi, u16 vid)
41c445ff
JB		 2033{
2034 struct i40e_vsi_context ctxt;
dcae29be 2035 i40e_status aq_ret;
41c445ff
JB		 2036
2037 vsi->info.valid_sections = cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
2038 vsi->info.pvid = cpu_to_le16(vid);
6c12fcbf
GR		 2039 vsi->info.port_vlan_flags = I40E_AQ_VSI_PVLAN_MODE_TAGGED |
2040 I40E_AQ_VSI_PVLAN_INSERT_PVID |
b774c7dd 2041 I40E_AQ_VSI_PVLAN_EMOD_STR;
41c445ff
JB		 2042
2043 ctxt.seid = vsi->seid;
2044 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
dcae29be
JB		 2045 aq_ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
2046 if (aq_ret) {
41c445ff
JB		 2047 dev_info(&vsi->back->pdev->dev,
2048 "%s: update vsi failed, aq_err=%d\n",
2049 __func__, vsi->back->hw.aq.asq_last_status);
dcae29be 2050 return -ENOENT;
41c445ff
JB		 2051 }
2052
dcae29be 2053 return 0;
41c445ff
JB		 2054}
2055
2056/**
2057 * i40e_vsi_remove_pvid - Remove the pvid from the VSI
2058 * @vsi: the vsi being adjusted
2059 *
2060 * Just use the vlan_rx_register() service to put it back to normal
2061 **/
2062void i40e_vsi_remove_pvid(struct i40e_vsi *vsi)
2063{
6c12fcbf
GR		 2064 i40e_vlan_stripping_disable(vsi);
2065
41c445ff 2066 vsi->info.pvid = 0;
41c445ff
JB		 2067}
2068
2069/**
2070 * i40e_vsi_setup_tx_resources - Allocate VSI Tx queue resources
2071 * @vsi: ptr to the VSI
2072 *
2073 * If this function returns with an error, then it's possible one or
2074 * more of the rings is populated (while the rest are not). It is the
2075 * callers duty to clean those orphaned rings.
2076 *
2077 * Return 0 on success, negative on failure
2078 **/
2079static int i40e_vsi_setup_tx_resources(struct i40e_vsi *vsi)
2080{
2081 int i, err = 0;
2082
2083 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2084 err = i40e_setup_tx_descriptors(vsi->tx_rings[i]);
41c445ff
JB		 2085
2086 return err;
2087}
2088
2089/**
2090 * i40e_vsi_free_tx_resources - Free Tx resources for VSI queues
2091 * @vsi: ptr to the VSI
2092 *
2093 * Free VSI's transmit software resources
2094 **/
2095static void i40e_vsi_free_tx_resources(struct i40e_vsi *vsi)
2096{
2097 int i;
2098
8e9dca53
GR		 2099 if (!vsi->tx_rings)
2100 return;
2101
41c445ff 2102 for (i = 0; i < vsi->num_queue_pairs; i++)
8e9dca53 2103 if (vsi->tx_rings[i] && vsi->tx_rings[i]->desc)
9f65e15b 2104 i40e_free_tx_resources(vsi->tx_rings[i]);
41c445ff
JB		 2105}
2106
2107/**
2108 * i40e_vsi_setup_rx_resources - Allocate VSI queues Rx resources
2109 * @vsi: ptr to the VSI
2110 *
2111 * If this function returns with an error, then it's possible one or
2112 * more of the rings is populated (while the rest are not). It is the
2113 * callers duty to clean those orphaned rings.
2114 *
2115 * Return 0 on success, negative on failure
2116 **/
2117static int i40e_vsi_setup_rx_resources(struct i40e_vsi *vsi)
2118{
2119 int i, err = 0;
2120
2121 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2122 err = i40e_setup_rx_descriptors(vsi->rx_rings[i]);
41c445ff
JB		 2123 return err;
2124}
2125
2126/**
2127 * i40e_vsi_free_rx_resources - Free Rx Resources for VSI queues
2128 * @vsi: ptr to the VSI
2129 *
2130 * Free all receive software resources
2131 **/
2132static void i40e_vsi_free_rx_resources(struct i40e_vsi *vsi)
2133{
2134 int i;
2135
8e9dca53
GR		 2136 if (!vsi->rx_rings)
2137 return;
2138
41c445ff 2139 for (i = 0; i < vsi->num_queue_pairs; i++)
8e9dca53 2140 if (vsi->rx_rings[i] && vsi->rx_rings[i]->desc)
9f65e15b 2141 i40e_free_rx_resources(vsi->rx_rings[i]);
41c445ff
JB		 2142}
2143
2144/**
2145 * i40e_configure_tx_ring - Configure a transmit ring context and rest
2146 * @ring: The Tx ring to configure
2147 *
2148 * Configure the Tx descriptor ring in the HMC context.
2149 **/
2150static int i40e_configure_tx_ring(struct i40e_ring *ring)
2151{
2152 struct i40e_vsi *vsi = ring->vsi;
2153 u16 pf_q = vsi->base_queue + ring->queue_index;
2154 struct i40e_hw *hw = &vsi->back->hw;
2155 struct i40e_hmc_obj_txq tx_ctx;
2156 i40e_status err = 0;
2157 u32 qtx_ctl = 0;
2158
2159 /* some ATR related tx ring init */
60ea5f83 2160 if (vsi->back->flags & I40E_FLAG_FD_ATR_ENABLED) {
41c445ff
JB		 2161 ring->atr_sample_rate = vsi->back->atr_sample_rate;
2162 ring->atr_count = 0;
2163 } else {
2164 ring->atr_sample_rate = 0;
2165 }
2166
2167 /* initialize XPS */
2168 if (ring->q_vector && ring->netdev &&
4e3b35b0 2169 vsi->tc_config.numtc <= 1 &&
41c445ff
JB		 2170 !test_and_set_bit(__I40E_TX_XPS_INIT_DONE, &ring->state))
2171 netif_set_xps_queue(ring->netdev,
2172 &ring->q_vector->affinity_mask,
2173 ring->queue_index);
2174
2175 /* clear the context structure first */
2176 memset(&tx_ctx, 0, sizeof(tx_ctx));
2177
2178 tx_ctx.new_context = 1;
2179 tx_ctx.base = (ring->dma / 128);
2180 tx_ctx.qlen = ring->count;
60ea5f83
JB		 2181 tx_ctx.fd_ena = !!(vsi->back->flags & (I40E_FLAG_FD_SB_ENABLED |
2182 I40E_FLAG_FD_ATR_ENABLED));
beb0dff1 2183 tx_ctx.timesync_ena = !!(vsi->back->flags & I40E_FLAG_PTP);
41c445ff
JB		 2184
2185 /* As part of VSI creation/update, FW allocates certain
2186 * Tx arbitration queue sets for each TC enabled for
2187 * the VSI. The FW returns the handles to these queue
2188 * sets as part of the response buffer to Add VSI,
2189 * Update VSI, etc. AQ commands. It is expected that
2190 * these queue set handles be associated with the Tx
2191 * queues by the driver as part of the TX queue context
2192 * initialization. This has to be done regardless of
2193 * DCB as by default everything is mapped to TC0.
2194 */
2195 tx_ctx.rdylist = le16_to_cpu(vsi->info.qs_handle[ring->dcb_tc]);
2196 tx_ctx.rdylist_act = 0;
2197
2198 /* clear the context in the HMC */
2199 err = i40e_clear_lan_tx_queue_context(hw, pf_q);
2200 if (err) {
2201 dev_info(&vsi->back->pdev->dev,
2202 "Failed to clear LAN Tx queue context on Tx ring %d (pf_q %d), error: %d\n",
2203 ring->queue_index, pf_q, err);
2204 return -ENOMEM;
2205 }
2206
2207 /* set the context in the HMC */
2208 err = i40e_set_lan_tx_queue_context(hw, pf_q, &tx_ctx);
2209 if (err) {
2210 dev_info(&vsi->back->pdev->dev,
2211 "Failed to set LAN Tx queue context on Tx ring %d (pf_q %d, error: %d\n",
2212 ring->queue_index, pf_q, err);
2213 return -ENOMEM;
2214 }
2215
2216 /* Now associate this queue with this PCI function */
9d8bf547
SN		 2217 if (vsi->type == I40E_VSI_VMDQ2)
2218 qtx_ctl = I40E_QTX_CTL_VM_QUEUE;
2219 else
2220 qtx_ctl = I40E_QTX_CTL_PF_QUEUE;
13fd9774
SN		 2221 qtx_ctl |= ((hw->pf_id << I40E_QTX_CTL_PF_INDX_SHIFT) &
2222 I40E_QTX_CTL_PF_INDX_MASK);
41c445ff
JB		 2223 wr32(hw, I40E_QTX_CTL(pf_q), qtx_ctl);
2224 i40e_flush(hw);
2225
2226 clear_bit(__I40E_HANG_CHECK_ARMED, &ring->state);
2227
2228 /* cache tail off for easier writes later */
2229 ring->tail = hw->hw_addr + I40E_QTX_TAIL(pf_q);
2230
2231 return 0;
2232}
2233
2234/**
2235 * i40e_configure_rx_ring - Configure a receive ring context
2236 * @ring: The Rx ring to configure
2237 *
2238 * Configure the Rx descriptor ring in the HMC context.
2239 **/
2240static int i40e_configure_rx_ring(struct i40e_ring *ring)
2241{
2242 struct i40e_vsi *vsi = ring->vsi;
2243 u32 chain_len = vsi->back->hw.func_caps.rx_buf_chain_len;
2244 u16 pf_q = vsi->base_queue + ring->queue_index;
2245 struct i40e_hw *hw = &vsi->back->hw;
2246 struct i40e_hmc_obj_rxq rx_ctx;
2247 i40e_status err = 0;
2248
2249 ring->state = 0;
2250
2251 /* clear the context structure first */
2252 memset(&rx_ctx, 0, sizeof(rx_ctx));
2253
2254 ring->rx_buf_len = vsi->rx_buf_len;
2255 ring->rx_hdr_len = vsi->rx_hdr_len;
2256
2257 rx_ctx.dbuff = ring->rx_buf_len >> I40E_RXQ_CTX_DBUFF_SHIFT;
2258 rx_ctx.hbuff = ring->rx_hdr_len >> I40E_RXQ_CTX_HBUFF_SHIFT;
2259
2260 rx_ctx.base = (ring->dma / 128);
2261 rx_ctx.qlen = ring->count;
2262
2263 if (vsi->back->flags & I40E_FLAG_16BYTE_RX_DESC_ENABLED) {
2264 set_ring_16byte_desc_enabled(ring);
2265 rx_ctx.dsize = 0;
2266 } else {
2267 rx_ctx.dsize = 1;
2268 }
2269
2270 rx_ctx.dtype = vsi->dtype;
2271 if (vsi->dtype) {
2272 set_ring_ps_enabled(ring);
2273 rx_ctx.hsplit_0 = I40E_RX_SPLIT_L2 |
2274 I40E_RX_SPLIT_IP |
2275 I40E_RX_SPLIT_TCP_UDP |
2276 I40E_RX_SPLIT_SCTP;
2277 } else {
2278 rx_ctx.hsplit_0 = 0;
2279 }
2280
2281 rx_ctx.rxmax = min_t(u16, vsi->max_frame,
2282 (chain_len * ring->rx_buf_len));
2283 rx_ctx.tphrdesc_ena = 1;
2284 rx_ctx.tphwdesc_ena = 1;
2285 rx_ctx.tphdata_ena = 1;
2286 rx_ctx.tphhead_ena = 1;
7134f9ce
JB		 2287 if (hw->revision_id == 0)
2288 rx_ctx.lrxqthresh = 0;
2289 else
2290 rx_ctx.lrxqthresh = 2;
41c445ff
JB		 2291 rx_ctx.crcstrip = 1;
2292 rx_ctx.l2tsel = 1;
2293 rx_ctx.showiv = 1;
2294
2295 /* clear the context in the HMC */
2296 err = i40e_clear_lan_rx_queue_context(hw, pf_q);
2297 if (err) {
2298 dev_info(&vsi->back->pdev->dev,
2299 "Failed to clear LAN Rx queue context on Rx ring %d (pf_q %d), error: %d\n",
2300 ring->queue_index, pf_q, err);
2301 return -ENOMEM;
2302 }
2303
2304 /* set the context in the HMC */
2305 err = i40e_set_lan_rx_queue_context(hw, pf_q, &rx_ctx);
2306 if (err) {
2307 dev_info(&vsi->back->pdev->dev,
2308 "Failed to set LAN Rx queue context on Rx ring %d (pf_q %d), error: %d\n",
2309 ring->queue_index, pf_q, err);
2310 return -ENOMEM;
2311 }
2312
2313 /* cache tail for quicker writes, and clear the reg before use */
2314 ring->tail = hw->hw_addr + I40E_QRX_TAIL(pf_q);
2315 writel(0, ring->tail);
2316
2317 i40e_alloc_rx_buffers(ring, I40E_DESC_UNUSED(ring));
2318
2319 return 0;
2320}
2321
2322/**
2323 * i40e_vsi_configure_tx - Configure the VSI for Tx
2324 * @vsi: VSI structure describing this set of rings and resources
2325 *
2326 * Configure the Tx VSI for operation.
2327 **/
2328static int i40e_vsi_configure_tx(struct i40e_vsi *vsi)
2329{
2330 int err = 0;
2331 u16 i;
2332
9f65e15b
AD		 2333 for (i = 0; (i < vsi->num_queue_pairs) && !err; i++)
2334 err = i40e_configure_tx_ring(vsi->tx_rings[i]);
41c445ff
JB		 2335
2336 return err;
2337}
2338
2339/**
2340 * i40e_vsi_configure_rx - Configure the VSI for Rx
2341 * @vsi: the VSI being configured
2342 *
2343 * Configure the Rx VSI for operation.
2344 **/
2345static int i40e_vsi_configure_rx(struct i40e_vsi *vsi)
2346{
2347 int err = 0;
2348 u16 i;
2349
2350 if (vsi->netdev && (vsi->netdev->mtu > ETH_DATA_LEN))
2351 vsi->max_frame = vsi->netdev->mtu + ETH_HLEN
2352 + ETH_FCS_LEN + VLAN_HLEN;
2353 else
2354 vsi->max_frame = I40E_RXBUFFER_2048;
2355
2356 /* figure out correct receive buffer length */
2357 switch (vsi->back->flags & (I40E_FLAG_RX_1BUF_ENABLED |
2358 I40E_FLAG_RX_PS_ENABLED)) {
2359 case I40E_FLAG_RX_1BUF_ENABLED:
2360 vsi->rx_hdr_len = 0;
2361 vsi->rx_buf_len = vsi->max_frame;
2362 vsi->dtype = I40E_RX_DTYPE_NO_SPLIT;
2363 break;
2364 case I40E_FLAG_RX_PS_ENABLED:
2365 vsi->rx_hdr_len = I40E_RX_HDR_SIZE;
2366 vsi->rx_buf_len = I40E_RXBUFFER_2048;
2367 vsi->dtype = I40E_RX_DTYPE_HEADER_SPLIT;
2368 break;
2369 default:
2370 vsi->rx_hdr_len = I40E_RX_HDR_SIZE;
2371 vsi->rx_buf_len = I40E_RXBUFFER_2048;
2372 vsi->dtype = I40E_RX_DTYPE_SPLIT_ALWAYS;
2373 break;
2374 }
2375
2376 /* round up for the chip's needs */
2377 vsi->rx_hdr_len = ALIGN(vsi->rx_hdr_len,
2378 (1 << I40E_RXQ_CTX_HBUFF_SHIFT));
2379 vsi->rx_buf_len = ALIGN(vsi->rx_buf_len,
2380 (1 << I40E_RXQ_CTX_DBUFF_SHIFT));
2381
2382 /* set up individual rings */
2383 for (i = 0; i < vsi->num_queue_pairs && !err; i++)
9f65e15b 2384 err = i40e_configure_rx_ring(vsi->rx_rings[i]);
41c445ff
JB		 2385
2386 return err;
2387}
2388
2389/**
2390 * i40e_vsi_config_dcb_rings - Update rings to reflect DCB TC
2391 * @vsi: ptr to the VSI
2392 **/
2393static void i40e_vsi_config_dcb_rings(struct i40e_vsi *vsi)
2394{
2395 u16 qoffset, qcount;
2396 int i, n;
2397
2398 if (!(vsi->back->flags & I40E_FLAG_DCB_ENABLED))
2399 return;
2400
2401 for (n = 0; n < I40E_MAX_TRAFFIC_CLASS; n++) {
2402 if (!(vsi->tc_config.enabled_tc & (1 << n)))
2403 continue;
2404
2405 qoffset = vsi->tc_config.tc_info[n].qoffset;
2406 qcount = vsi->tc_config.tc_info[n].qcount;
2407 for (i = qoffset; i < (qoffset + qcount); i++) {
9f65e15b
AD		 2408 struct i40e_ring *rx_ring = vsi->rx_rings[i];
2409 struct i40e_ring *tx_ring = vsi->tx_rings[i];
41c445ff
JB		 2410 rx_ring->dcb_tc = n;
2411 tx_ring->dcb_tc = n;
2412 }
2413 }
2414}
2415
2416/**
2417 * i40e_set_vsi_rx_mode - Call set_rx_mode on a VSI
2418 * @vsi: ptr to the VSI
2419 **/
2420static void i40e_set_vsi_rx_mode(struct i40e_vsi *vsi)
2421{
2422 if (vsi->netdev)
2423 i40e_set_rx_mode(vsi->netdev);
2424}
2425
17a73f6b
JG		 2426/**
2427 * i40e_fdir_filter_restore - Restore the Sideband Flow Director filters
2428 * @vsi: Pointer to the targeted VSI
2429 *
2430 * This function replays the hlist on the hw where all the SB Flow Director
2431 * filters were saved.
2432 **/
2433static void i40e_fdir_filter_restore(struct i40e_vsi *vsi)
2434{
2435 struct i40e_fdir_filter *filter;
2436 struct i40e_pf *pf = vsi->back;
2437 struct hlist_node *node;
2438
55a5e60b
ASJ		 2439 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
2440 return;
2441
17a73f6b
JG		 2442 hlist_for_each_entry_safe(filter, node,
2443 &pf->fdir_filter_list, fdir_node) {
2444 i40e_add_del_fdir(vsi, filter, true);
2445 }
2446}
2447
41c445ff
JB		 2448/**
2449 * i40e_vsi_configure - Set up the VSI for action
2450 * @vsi: the VSI being configured
2451 **/
2452static int i40e_vsi_configure(struct i40e_vsi *vsi)
2453{
2454 int err;
2455
2456 i40e_set_vsi_rx_mode(vsi);
2457 i40e_restore_vlan(vsi);
2458 i40e_vsi_config_dcb_rings(vsi);
2459 err = i40e_vsi_configure_tx(vsi);
2460 if (!err)
2461 err = i40e_vsi_configure_rx(vsi);
2462
2463 return err;
2464}
2465
2466/**
2467 * i40e_vsi_configure_msix - MSIX mode Interrupt Config in the HW
2468 * @vsi: the VSI being configured
2469 **/
2470static void i40e_vsi_configure_msix(struct i40e_vsi *vsi)
2471{
2472 struct i40e_pf *pf = vsi->back;
2473 struct i40e_q_vector *q_vector;
2474 struct i40e_hw *hw = &pf->hw;
2475 u16 vector;
2476 int i, q;
2477 u32 val;
2478 u32 qp;
2479
2480 /* The interrupt indexing is offset by 1 in the PFINT_ITRn
2481 * and PFINT_LNKLSTn registers, e.g.:
2482 * PFINT_ITRn[0..n-1] gets msix-1..msix-n (qpair interrupts)
2483 */
2484 qp = vsi->base_queue;
2485 vector = vsi->base_vector;
493fb300
AD		 2486 for (i = 0; i < vsi->num_q_vectors; i++, vector++) {
2487 q_vector = vsi->q_vectors[i];
41c445ff
JB		 2488 q_vector->rx.itr = ITR_TO_REG(vsi->rx_itr_setting);
2489 q_vector->rx.latency_range = I40E_LOW_LATENCY;
2490 wr32(hw, I40E_PFINT_ITRN(I40E_RX_ITR, vector - 1),
2491 q_vector->rx.itr);
2492 q_vector->tx.itr = ITR_TO_REG(vsi->tx_itr_setting);
2493 q_vector->tx.latency_range = I40E_LOW_LATENCY;
2494 wr32(hw, I40E_PFINT_ITRN(I40E_TX_ITR, vector - 1),
2495 q_vector->tx.itr);
2496
2497 /* Linked list for the queuepairs assigned to this vector */
2498 wr32(hw, I40E_PFINT_LNKLSTN(vector - 1), qp);
2499 for (q = 0; q < q_vector->num_ringpairs; q++) {
2500 val = I40E_QINT_RQCTL_CAUSE_ENA_MASK |
2501 (I40E_RX_ITR << I40E_QINT_RQCTL_ITR_INDX_SHIFT) |
2502 (vector << I40E_QINT_RQCTL_MSIX_INDX_SHIFT) |
2503 (qp << I40E_QINT_RQCTL_NEXTQ_INDX_SHIFT)|
2504 (I40E_QUEUE_TYPE_TX
2505 << I40E_QINT_RQCTL_NEXTQ_TYPE_SHIFT);
2506
2507 wr32(hw, I40E_QINT_RQCTL(qp), val);
2508
2509 val = I40E_QINT_TQCTL_CAUSE_ENA_MASK |
2510 (I40E_TX_ITR << I40E_QINT_TQCTL_ITR_INDX_SHIFT) |
2511 (vector << I40E_QINT_TQCTL_MSIX_INDX_SHIFT) |
2512 ((qp+1) << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT)|
2513 (I40E_QUEUE_TYPE_RX
2514 << I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT);
2515
2516 /* Terminate the linked list */
2517 if (q == (q_vector->num_ringpairs - 1))
2518 val |= (I40E_QUEUE_END_OF_LIST
2519 << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT);
2520
2521 wr32(hw, I40E_QINT_TQCTL(qp), val);
2522 qp++;
2523 }
2524 }
2525
2526 i40e_flush(hw);
2527}
2528
2529/**
2530 * i40e_enable_misc_int_causes - enable the non-queue interrupts
2531 * @hw: ptr to the hardware info
2532 **/
2533static void i40e_enable_misc_int_causes(struct i40e_hw *hw)
2534{
2535 u32 val;
2536
2537 /* clear things first */
2538 wr32(hw, I40E_PFINT_ICR0_ENA, 0); /* disable all */
2539 rd32(hw, I40E_PFINT_ICR0); /* read to clear */
2540
2541 val = I40E_PFINT_ICR0_ENA_ECC_ERR_MASK |
2542 I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK |
2543 I40E_PFINT_ICR0_ENA_GRST_MASK |
2544 I40E_PFINT_ICR0_ENA_PCI_EXCEPTION_MASK |
2545 I40E_PFINT_ICR0_ENA_GPIO_MASK |
beb0dff1 2546 I40E_PFINT_ICR0_ENA_TIMESYNC_MASK |
41c445ff
JB		 2547 I40E_PFINT_ICR0_ENA_STORM_DETECT_MASK |
2548 I40E_PFINT_ICR0_ENA_HMC_ERR_MASK |
2549 I40E_PFINT_ICR0_ENA_VFLR_MASK |
2550 I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
2551
2552 wr32(hw, I40E_PFINT_ICR0_ENA, val);
2553
2554 /* SW_ITR_IDX = 0, but don't change INTENA */
84ed40e7
ASJ		 2555 wr32(hw, I40E_PFINT_DYN_CTL0, I40E_PFINT_DYN_CTL0_SW_ITR_INDX_MASK |
2556 I40E_PFINT_DYN_CTL0_INTENA_MSK_MASK);
41c445ff
JB		 2557
2558 /* OTHER_ITR_IDX = 0 */
2559 wr32(hw, I40E_PFINT_STAT_CTL0, 0);
2560}
2561
2562/**
2563 * i40e_configure_msi_and_legacy - Legacy mode interrupt config in the HW
2564 * @vsi: the VSI being configured
2565 **/
2566static void i40e_configure_msi_and_legacy(struct i40e_vsi *vsi)
2567{
493fb300 2568 struct i40e_q_vector *q_vector = vsi->q_vectors[0];
41c445ff
JB		 2569 struct i40e_pf *pf = vsi->back;
2570 struct i40e_hw *hw = &pf->hw;
2571 u32 val;
2572
2573 /* set the ITR configuration */
2574 q_vector->rx.itr = ITR_TO_REG(vsi->rx_itr_setting);
2575 q_vector->rx.latency_range = I40E_LOW_LATENCY;
2576 wr32(hw, I40E_PFINT_ITR0(I40E_RX_ITR), q_vector->rx.itr);
2577 q_vector->tx.itr = ITR_TO_REG(vsi->tx_itr_setting);
2578 q_vector->tx.latency_range = I40E_LOW_LATENCY;
2579 wr32(hw, I40E_PFINT_ITR0(I40E_TX_ITR), q_vector->tx.itr);
2580
2581 i40e_enable_misc_int_causes(hw);
2582
2583 /* FIRSTQ_INDX = 0, FIRSTQ_TYPE = 0 (rx) */
2584 wr32(hw, I40E_PFINT_LNKLST0, 0);
2585
f29eaa3d 2586 /* Associate the queue pair to the vector and enable the queue int */
41c445ff
JB		 2587 val = I40E_QINT_RQCTL_CAUSE_ENA_MASK |
2588 (I40E_RX_ITR << I40E_QINT_RQCTL_ITR_INDX_SHIFT) |
2589 (I40E_QUEUE_TYPE_TX << I40E_QINT_TQCTL_NEXTQ_TYPE_SHIFT);
2590
2591 wr32(hw, I40E_QINT_RQCTL(0), val);
2592
2593 val = I40E_QINT_TQCTL_CAUSE_ENA_MASK |
2594 (I40E_TX_ITR << I40E_QINT_TQCTL_ITR_INDX_SHIFT) |
2595 (I40E_QUEUE_END_OF_LIST << I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT);
2596
2597 wr32(hw, I40E_QINT_TQCTL(0), val);
2598 i40e_flush(hw);
2599}
2600
2ef28cfb
MW		 2601/**
2602 * i40e_irq_dynamic_disable_icr0 - Disable default interrupt generation for icr0
2603 * @pf: board private structure
2604 **/
2605void i40e_irq_dynamic_disable_icr0(struct i40e_pf *pf)
2606{
2607 struct i40e_hw *hw = &pf->hw;
2608
2609 wr32(hw, I40E_PFINT_DYN_CTL0,
2610 I40E_ITR_NONE << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT);
2611 i40e_flush(hw);
2612}
2613
41c445ff
JB		 2614/**
2615 * i40e_irq_dynamic_enable_icr0 - Enable default interrupt generation for icr0
2616 * @pf: board private structure
2617 **/
116a57d4 2618void i40e_irq_dynamic_enable_icr0(struct i40e_pf *pf)
41c445ff
JB		 2619{
2620 struct i40e_hw *hw = &pf->hw;
2621 u32 val;
2622
2623 val = I40E_PFINT_DYN_CTL0_INTENA_MASK |
2624 I40E_PFINT_DYN_CTL0_CLEARPBA_MASK |
2625 (I40E_ITR_NONE << I40E_PFINT_DYN_CTL0_ITR_INDX_SHIFT);
2626
2627 wr32(hw, I40E_PFINT_DYN_CTL0, val);
2628 i40e_flush(hw);
2629}
2630
2631/**
2632 * i40e_irq_dynamic_enable - Enable default interrupt generation settings
2633 * @vsi: pointer to a vsi
2634 * @vector: enable a particular Hw Interrupt vector
2635 **/
2636void i40e_irq_dynamic_enable(struct i40e_vsi *vsi, int vector)
2637{
2638 struct i40e_pf *pf = vsi->back;
2639 struct i40e_hw *hw = &pf->hw;
2640 u32 val;
2641
2642 val = I40E_PFINT_DYN_CTLN_INTENA_MASK |
2643 I40E_PFINT_DYN_CTLN_CLEARPBA_MASK |
2644 (I40E_ITR_NONE << I40E_PFINT_DYN_CTLN_ITR_INDX_SHIFT);
2645 wr32(hw, I40E_PFINT_DYN_CTLN(vector - 1), val);
1022cb6c 2646 /* skip the flush */
41c445ff
JB		 2647}
2648
2649/**
2650 * i40e_msix_clean_rings - MSIX mode Interrupt Handler
2651 * @irq: interrupt number
2652 * @data: pointer to a q_vector
2653 **/
2654static irqreturn_t i40e_msix_clean_rings(int irq, void *data)
2655{
2656 struct i40e_q_vector *q_vector = data;
2657
cd0b6fa6 2658 if (!q_vector->tx.ring && !q_vector->rx.ring)
41c445ff
JB		 2659 return IRQ_HANDLED;
2660
2661 napi_schedule(&q_vector->napi);
2662
2663 return IRQ_HANDLED;
2664}
2665
41c445ff
JB		 2666/**
2667 * i40e_vsi_request_irq_msix - Initialize MSI-X interrupts
2668 * @vsi: the VSI being configured
2669 * @basename: name for the vector
2670 *
2671 * Allocates MSI-X vectors and requests interrupts from the kernel.
2672 **/
2673static int i40e_vsi_request_irq_msix(struct i40e_vsi *vsi, char *basename)
2674{
2675 int q_vectors = vsi->num_q_vectors;
2676 struct i40e_pf *pf = vsi->back;
2677 int base = vsi->base_vector;
2678 int rx_int_idx = 0;
2679 int tx_int_idx = 0;
2680 int vector, err;
2681
2682 for (vector = 0; vector < q_vectors; vector++) {
493fb300 2683 struct i40e_q_vector *q_vector = vsi->q_vectors[vector];
41c445ff 2684
cd0b6fa6 2685 if (q_vector->tx.ring && q_vector->rx.ring) {
41c445ff
JB		 2686 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
2687 "%s-%s-%d", basename, "TxRx", rx_int_idx++);
2688 tx_int_idx++;
cd0b6fa6 2689 } else if (q_vector->rx.ring) {
41c445ff
JB		 2690 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
2691 "%s-%s-%d", basename, "rx", rx_int_idx++);
cd0b6fa6 2692 } else if (q_vector->tx.ring) {
41c445ff
JB		 2693 snprintf(q_vector->name, sizeof(q_vector->name) - 1,
2694 "%s-%s-%d", basename, "tx", tx_int_idx++);
2695 } else {
2696 /* skip this unused q_vector */
2697 continue;
2698 }
2699 err = request_irq(pf->msix_entries[base + vector].vector,
2700 vsi->irq_handler,
2701 0,
2702 q_vector->name,
2703 q_vector);
2704 if (err) {
2705 dev_info(&pf->pdev->dev,
2706 "%s: request_irq failed, error: %d\n",
2707 __func__, err);
2708 goto free_queue_irqs;
2709 }
2710 /* assign the mask for this irq */
2711 irq_set_affinity_hint(pf->msix_entries[base + vector].vector,
2712 &q_vector->affinity_mask);
2713 }
2714
2715 return 0;
2716
2717free_queue_irqs:
2718 while (vector) {
2719 vector--;
2720 irq_set_affinity_hint(pf->msix_entries[base + vector].vector,
2721 NULL);
2722 free_irq(pf->msix_entries[base + vector].vector,
2723 &(vsi->q_vectors[vector]));
2724 }
2725 return err;
2726}
2727
2728/**
2729 * i40e_vsi_disable_irq - Mask off queue interrupt generation on the VSI
2730 * @vsi: the VSI being un-configured
2731 **/
2732static void i40e_vsi_disable_irq(struct i40e_vsi *vsi)
2733{
2734 struct i40e_pf *pf = vsi->back;
2735 struct i40e_hw *hw = &pf->hw;
2736 int base = vsi->base_vector;
2737 int i;
2738
2739 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 2740 wr32(hw, I40E_QINT_TQCTL(vsi->tx_rings[i]->reg_idx), 0);
2741 wr32(hw, I40E_QINT_RQCTL(vsi->rx_rings[i]->reg_idx), 0);
41c445ff
JB		 2742 }
2743
2744 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
2745 for (i = vsi->base_vector;
2746 i < (vsi->num_q_vectors + vsi->base_vector); i++)
2747 wr32(hw, I40E_PFINT_DYN_CTLN(i - 1), 0);
2748
2749 i40e_flush(hw);
2750 for (i = 0; i < vsi->num_q_vectors; i++)
2751 synchronize_irq(pf->msix_entries[i + base].vector);
2752 } else {
2753 /* Legacy and MSI mode - this stops all interrupt handling */
2754 wr32(hw, I40E_PFINT_ICR0_ENA, 0);
2755 wr32(hw, I40E_PFINT_DYN_CTL0, 0);
2756 i40e_flush(hw);
2757 synchronize_irq(pf->pdev->irq);
2758 }
2759}
2760
2761/**
2762 * i40e_vsi_enable_irq - Enable IRQ for the given VSI
2763 * @vsi: the VSI being configured
2764 **/
2765static int i40e_vsi_enable_irq(struct i40e_vsi *vsi)
2766{
2767 struct i40e_pf *pf = vsi->back;
2768 int i;
2769
2770 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
2771 for (i = vsi->base_vector;
2772 i < (vsi->num_q_vectors + vsi->base_vector); i++)
2773 i40e_irq_dynamic_enable(vsi, i);
2774 } else {
2775 i40e_irq_dynamic_enable_icr0(pf);
2776 }
2777
1022cb6c 2778 i40e_flush(&pf->hw);
41c445ff
JB		 2779 return 0;
2780}
2781
2782/**
2783 * i40e_stop_misc_vector - Stop the vector that handles non-queue events
2784 * @pf: board private structure
2785 **/
2786static void i40e_stop_misc_vector(struct i40e_pf *pf)
2787{
2788 /* Disable ICR 0 */
2789 wr32(&pf->hw, I40E_PFINT_ICR0_ENA, 0);
2790 i40e_flush(&pf->hw);
2791}
2792
2793/**
2794 * i40e_intr - MSI/Legacy and non-queue interrupt handler
2795 * @irq: interrupt number
2796 * @data: pointer to a q_vector
2797 *
2798 * This is the handler used for all MSI/Legacy interrupts, and deals
2799 * with both queue and non-queue interrupts. This is also used in
2800 * MSIX mode to handle the non-queue interrupts.
2801 **/
2802static irqreturn_t i40e_intr(int irq, void *data)
2803{
2804 struct i40e_pf *pf = (struct i40e_pf *)data;
2805 struct i40e_hw *hw = &pf->hw;
5e823066 2806 irqreturn_t ret = IRQ_NONE;
41c445ff
JB		 2807 u32 icr0, icr0_remaining;
2808 u32 val, ena_mask;
2809
2810 icr0 = rd32(hw, I40E_PFINT_ICR0);
5e823066 2811 ena_mask = rd32(hw, I40E_PFINT_ICR0_ENA);
41c445ff 2812
116a57d4
SN		 2813 /* if sharing a legacy IRQ, we might get called w/o an intr pending */
2814 if ((icr0 & I40E_PFINT_ICR0_INTEVENT_MASK) == 0)
5e823066 2815 goto enable_intr;
41c445ff 2816
cd92e72f
SN		 2817 /* if interrupt but no bits showing, must be SWINT */
2818 if (((icr0 & ~I40E_PFINT_ICR0_INTEVENT_MASK) == 0) ||
2819 (icr0 & I40E_PFINT_ICR0_SWINT_MASK))
2820 pf->sw_int_count++;
2821
41c445ff
JB		 2822 /* only q0 is used in MSI/Legacy mode, and none are used in MSIX */
2823 if (icr0 & I40E_PFINT_ICR0_QUEUE_0_MASK) {
2824
2825 /* temporarily disable queue cause for NAPI processing */
2826 u32 qval = rd32(hw, I40E_QINT_RQCTL(0));
2827 qval &= ~I40E_QINT_RQCTL_CAUSE_ENA_MASK;
2828 wr32(hw, I40E_QINT_RQCTL(0), qval);
2829
2830 qval = rd32(hw, I40E_QINT_TQCTL(0));
2831 qval &= ~I40E_QINT_TQCTL_CAUSE_ENA_MASK;
2832 wr32(hw, I40E_QINT_TQCTL(0), qval);
41c445ff
JB		 2833
2834 if (!test_bit(__I40E_DOWN, &pf->state))
493fb300 2835 napi_schedule(&pf->vsi[pf->lan_vsi]->q_vectors[0]->napi);
41c445ff
JB		 2836 }
2837
2838 if (icr0 & I40E_PFINT_ICR0_ADMINQ_MASK) {
2839 ena_mask &= ~I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
2840 set_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state);
2841 }
2842
2843 if (icr0 & I40E_PFINT_ICR0_MAL_DETECT_MASK) {
2844 ena_mask &= ~I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK;
2845 set_bit(__I40E_MDD_EVENT_PENDING, &pf->state);
2846 }
2847
2848 if (icr0 & I40E_PFINT_ICR0_VFLR_MASK) {
2849 ena_mask &= ~I40E_PFINT_ICR0_ENA_VFLR_MASK;
2850 set_bit(__I40E_VFLR_EVENT_PENDING, &pf->state);
2851 }
2852
2853 if (icr0 & I40E_PFINT_ICR0_GRST_MASK) {
2854 if (!test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state))
2855 set_bit(__I40E_RESET_INTR_RECEIVED, &pf->state);
2856 ena_mask &= ~I40E_PFINT_ICR0_ENA_GRST_MASK;
2857 val = rd32(hw, I40E_GLGEN_RSTAT);
2858 val = (val & I40E_GLGEN_RSTAT_RESET_TYPE_MASK)
2859 >> I40E_GLGEN_RSTAT_RESET_TYPE_SHIFT;
d52cf0a9 2860 if (val == I40E_RESET_CORER)
41c445ff 2861 pf->corer_count++;
d52cf0a9 2862 else if (val == I40E_RESET_GLOBR)
41c445ff 2863 pf->globr_count++;
d52cf0a9 2864 else if (val == I40E_RESET_EMPR)
41c445ff
JB		 2865 pf->empr_count++;
2866 }
2867
9c010ee0
ASJ		 2868 if (icr0 & I40E_PFINT_ICR0_HMC_ERR_MASK) {
2869 icr0 &= ~I40E_PFINT_ICR0_HMC_ERR_MASK;
2870 dev_info(&pf->pdev->dev, "HMC error interrupt\n");
2871 }
2872
beb0dff1
JK		 2873 if (icr0 & I40E_PFINT_ICR0_TIMESYNC_MASK) {
2874 u32 prttsyn_stat = rd32(hw, I40E_PRTTSYN_STAT_0);
2875
2876 if (prttsyn_stat & I40E_PRTTSYN_STAT_0_TXTIME_MASK) {
2877 ena_mask &= ~I40E_PFINT_ICR0_ENA_TIMESYNC_MASK;
2878 i40e_ptp_tx_hwtstamp(pf);
2879 prttsyn_stat &= ~I40E_PRTTSYN_STAT_0_TXTIME_MASK;
2880 }
2881
2882 wr32(hw, I40E_PRTTSYN_STAT_0, prttsyn_stat);
2883 }
2884
41c445ff
JB		 2885 /* If a critical error is pending we have no choice but to reset the
2886 * device.
2887 * Report and mask out any remaining unexpected interrupts.
2888 */
2889 icr0_remaining = icr0 & ena_mask;
2890 if (icr0_remaining) {
2891 dev_info(&pf->pdev->dev, "unhandled interrupt icr0=0x%08x\n",
2892 icr0_remaining);
9c010ee0 2893 if ((icr0_remaining & I40E_PFINT_ICR0_PE_CRITERR_MASK) ||
41c445ff 2894 (icr0_remaining & I40E_PFINT_ICR0_PCI_EXCEPTION_MASK) ||
c0c28975 2895 (icr0_remaining & I40E_PFINT_ICR0_ECC_ERR_MASK)) {
9c010ee0
ASJ		 2896 dev_info(&pf->pdev->dev, "device will be reset\n");
2897 set_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
2898 i40e_service_event_schedule(pf);
41c445ff
JB		 2899 }
2900 ena_mask &= ~icr0_remaining;
2901 }
5e823066 2902 ret = IRQ_HANDLED;
41c445ff 2903
5e823066 2904enable_intr:
41c445ff
JB		 2905 /* re-enable interrupt causes */
2906 wr32(hw, I40E_PFINT_ICR0_ENA, ena_mask);
41c445ff
JB		 2907 if (!test_bit(__I40E_DOWN, &pf->state)) {
2908 i40e_service_event_schedule(pf);
2909 i40e_irq_dynamic_enable_icr0(pf);
2910 }
2911
5e823066 2912 return ret;
41c445ff
JB		 2913}
2914
cbf61325
ASJ		 2915/**
2916 * i40e_clean_fdir_tx_irq - Reclaim resources after transmit completes
2917 * @tx_ring: tx ring to clean
2918 * @budget: how many cleans we're allowed
2919 *
2920 * Returns true if there's any budget left (e.g. the clean is finished)
2921 **/
2922static bool i40e_clean_fdir_tx_irq(struct i40e_ring *tx_ring, int budget)
2923{
2924 struct i40e_vsi *vsi = tx_ring->vsi;
2925 u16 i = tx_ring->next_to_clean;
2926 struct i40e_tx_buffer *tx_buf;
2927 struct i40e_tx_desc *tx_desc;
2928
2929 tx_buf = &tx_ring->tx_bi[i];
2930 tx_desc = I40E_TX_DESC(tx_ring, i);
2931 i -= tx_ring->count;
2932
2933 do {
2934 struct i40e_tx_desc *eop_desc = tx_buf->next_to_watch;
2935
2936 /* if next_to_watch is not set then there is no work pending */
2937 if (!eop_desc)
2938 break;
2939
2940 /* prevent any other reads prior to eop_desc */
2941 read_barrier_depends();
2942
2943 /* if the descriptor isn't done, no work yet to do */
2944 if (!(eop_desc->cmd_type_offset_bsz &
2945 cpu_to_le64(I40E_TX_DESC_DTYPE_DESC_DONE)))
2946 break;
2947
2948 /* clear next_to_watch to prevent false hangs */
2949 tx_buf->next_to_watch = NULL;
2950
2951 /* unmap skb header data */
2952 dma_unmap_single(tx_ring->dev,
2953 dma_unmap_addr(tx_buf, dma),
2954 dma_unmap_len(tx_buf, len),
2955 DMA_TO_DEVICE);
2956
2957 dma_unmap_len_set(tx_buf, len, 0);
2958
2959
2960 /* move to the next desc and buffer to clean */
2961 tx_buf++;
2962 tx_desc++;
2963 i++;
2964 if (unlikely(!i)) {
2965 i -= tx_ring->count;
2966 tx_buf = tx_ring->tx_bi;
2967 tx_desc = I40E_TX_DESC(tx_ring, 0);
2968 }
2969
2970 /* update budget accounting */
2971 budget--;
2972 } while (likely(budget));
2973
2974 i += tx_ring->count;
2975 tx_ring->next_to_clean = i;
2976
2977 if (vsi->back->flags & I40E_FLAG_MSIX_ENABLED) {
2978 i40e_irq_dynamic_enable(vsi,
2979 tx_ring->q_vector->v_idx + vsi->base_vector);
2980 }
2981 return budget > 0;
2982}
2983
2984/**
2985 * i40e_fdir_clean_ring - Interrupt Handler for FDIR SB ring
2986 * @irq: interrupt number
2987 * @data: pointer to a q_vector
2988 **/
2989static irqreturn_t i40e_fdir_clean_ring(int irq, void *data)
2990{
2991 struct i40e_q_vector *q_vector = data;
2992 struct i40e_vsi *vsi;
2993
2994 if (!q_vector->tx.ring)
2995 return IRQ_HANDLED;
2996
2997 vsi = q_vector->tx.ring->vsi;
2998 i40e_clean_fdir_tx_irq(q_vector->tx.ring, vsi->work_limit);
2999
3000 return IRQ_HANDLED;
3001}
3002
41c445ff 3003/**
cd0b6fa6 3004 * i40e_map_vector_to_qp - Assigns the queue pair to the vector
41c445ff
JB		 3005 * @vsi: the VSI being configured
3006 * @v_idx: vector index
cd0b6fa6 3007 * @qp_idx: queue pair index
41c445ff 3008 **/
cd0b6fa6 3009static void map_vector_to_qp(struct i40e_vsi *vsi, int v_idx, int qp_idx)
41c445ff 3010{
493fb300 3011 struct i40e_q_vector *q_vector = vsi->q_vectors[v_idx];
9f65e15b
AD		 3012 struct i40e_ring *tx_ring = vsi->tx_rings[qp_idx];
3013 struct i40e_ring *rx_ring = vsi->rx_rings[qp_idx];
41c445ff
JB		 3014
3015 tx_ring->q_vector = q_vector;
cd0b6fa6
AD		 3016 tx_ring->next = q_vector->tx.ring;
3017 q_vector->tx.ring = tx_ring;
41c445ff 3018 q_vector->tx.count++;
cd0b6fa6
AD		 3019
3020 rx_ring->q_vector = q_vector;
3021 rx_ring->next = q_vector->rx.ring;
3022 q_vector->rx.ring = rx_ring;
3023 q_vector->rx.count++;
41c445ff
JB		 3024}
3025
3026/**
3027 * i40e_vsi_map_rings_to_vectors - Maps descriptor rings to vectors
3028 * @vsi: the VSI being configured
3029 *
3030 * This function maps descriptor rings to the queue-specific vectors
3031 * we were allotted through the MSI-X enabling code. Ideally, we'd have
3032 * one vector per queue pair, but on a constrained vector budget, we
3033 * group the queue pairs as "efficiently" as possible.
3034 **/
3035static void i40e_vsi_map_rings_to_vectors(struct i40e_vsi *vsi)
3036{
3037 int qp_remaining = vsi->num_queue_pairs;
3038 int q_vectors = vsi->num_q_vectors;
cd0b6fa6 3039 int num_ringpairs;
41c445ff
JB		 3040 int v_start = 0;
3041 int qp_idx = 0;
3042
3043 /* If we don't have enough vectors for a 1-to-1 mapping, we'll have to
3044 * group them so there are multiple queues per vector.
3045 */
3046 for (; v_start < q_vectors && qp_remaining; v_start++) {
cd0b6fa6
AD		 3047 struct i40e_q_vector *q_vector = vsi->q_vectors[v_start];
3048
3049 num_ringpairs = DIV_ROUND_UP(qp_remaining, q_vectors - v_start);
3050
3051 q_vector->num_ringpairs = num_ringpairs;
3052
3053 q_vector->rx.count = 0;
3054 q_vector->tx.count = 0;
3055 q_vector->rx.ring = NULL;
3056 q_vector->tx.ring = NULL;
3057
3058 while (num_ringpairs--) {
3059 map_vector_to_qp(vsi, v_start, qp_idx);
3060 qp_idx++;
3061 qp_remaining--;
41c445ff
JB		 3062 }
3063 }
3064}
3065
3066/**
3067 * i40e_vsi_request_irq - Request IRQ from the OS
3068 * @vsi: the VSI being configured
3069 * @basename: name for the vector
3070 **/
3071static int i40e_vsi_request_irq(struct i40e_vsi *vsi, char *basename)
3072{
3073 struct i40e_pf *pf = vsi->back;
3074 int err;
3075
3076 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
3077 err = i40e_vsi_request_irq_msix(vsi, basename);
3078 else if (pf->flags & I40E_FLAG_MSI_ENABLED)
3079 err = request_irq(pf->pdev->irq, i40e_intr, 0,
3080 pf->misc_int_name, pf);
3081 else
3082 err = request_irq(pf->pdev->irq, i40e_intr, IRQF_SHARED,
3083 pf->misc_int_name, pf);
3084
3085 if (err)
3086 dev_info(&pf->pdev->dev, "request_irq failed, Error %d\n", err);
3087
3088 return err;
3089}
3090
3091#ifdef CONFIG_NET_POLL_CONTROLLER
3092/**
3093 * i40e_netpoll - A Polling 'interrupt'handler
3094 * @netdev: network interface device structure
3095 *
3096 * This is used by netconsole to send skbs without having to re-enable
3097 * interrupts. It's not called while the normal interrupt routine is executing.
3098 **/
3099static void i40e_netpoll(struct net_device *netdev)
3100{
3101 struct i40e_netdev_priv *np = netdev_priv(netdev);
3102 struct i40e_vsi *vsi = np->vsi;
3103 struct i40e_pf *pf = vsi->back;
3104 int i;
3105
3106 /* if interface is down do nothing */
3107 if (test_bit(__I40E_DOWN, &vsi->state))
3108 return;
3109
3110 pf->flags |= I40E_FLAG_IN_NETPOLL;
3111 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3112 for (i = 0; i < vsi->num_q_vectors; i++)
493fb300 3113 i40e_msix_clean_rings(0, vsi->q_vectors[i]);
41c445ff
JB		 3114 } else {
3115 i40e_intr(pf->pdev->irq, netdev);
3116 }
3117 pf->flags &= ~I40E_FLAG_IN_NETPOLL;
3118}
3119#endif
3120
3121/**
3122 * i40e_vsi_control_tx - Start or stop a VSI's rings
3123 * @vsi: the VSI being configured
3124 * @enable: start or stop the rings
3125 **/
3126static int i40e_vsi_control_tx(struct i40e_vsi *vsi, bool enable)
3127{
3128 struct i40e_pf *pf = vsi->back;
3129 struct i40e_hw *hw = &pf->hw;
3130 int i, j, pf_q;
3131 u32 tx_reg;
3132
3133 pf_q = vsi->base_queue;
3134 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
6c5ef620 3135 for (j = 0; j < 50; j++) {
41c445ff 3136 tx_reg = rd32(hw, I40E_QTX_ENA(pf_q));
6c5ef620
MW		 3137 if (((tx_reg >> I40E_QTX_ENA_QENA_REQ_SHIFT) & 1) ==
3138 ((tx_reg >> I40E_QTX_ENA_QENA_STAT_SHIFT) & 1))
3139 break;
3140 usleep_range(1000, 2000);
3141 }
fda972f6
MW		 3142 /* Skip if the queue is already in the requested state */
3143 if (enable && (tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3144 continue;
3145 if (!enable && !(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3146 continue;
41c445ff
JB		 3147
3148 /* turn on/off the queue */
c5c9eb9e
SN		 3149 if (enable) {
3150 wr32(hw, I40E_QTX_HEAD(pf_q), 0);
6c5ef620 3151 tx_reg |= I40E_QTX_ENA_QENA_REQ_MASK;
c5c9eb9e 3152 } else {
41c445ff 3153 tx_reg &= ~I40E_QTX_ENA_QENA_REQ_MASK;
c5c9eb9e 3154 }
41c445ff
JB		 3155
3156 wr32(hw, I40E_QTX_ENA(pf_q), tx_reg);
3157
3158 /* wait for the change to finish */
3159 for (j = 0; j < 10; j++) {
3160 tx_reg = rd32(hw, I40E_QTX_ENA(pf_q));
3161 if (enable) {
3162 if ((tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3163 break;
3164 } else {
3165 if (!(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK))
3166 break;
3167 }
3168
3169 udelay(10);
3170 }
3171 if (j >= 10) {
3172 dev_info(&pf->pdev->dev, "Tx ring %d %sable timeout\n",
3173 pf_q, (enable ? "en" : "dis"));
3174 return -ETIMEDOUT;
3175 }
3176 }
3177
7134f9ce
JB		 3178 if (hw->revision_id == 0)
3179 mdelay(50);
3180
41c445ff
JB		 3181 return 0;
3182}
3183
3184/**
3185 * i40e_vsi_control_rx - Start or stop a VSI's rings
3186 * @vsi: the VSI being configured
3187 * @enable: start or stop the rings
3188 **/
3189static int i40e_vsi_control_rx(struct i40e_vsi *vsi, bool enable)
3190{
3191 struct i40e_pf *pf = vsi->back;
3192 struct i40e_hw *hw = &pf->hw;
3193 int i, j, pf_q;
3194 u32 rx_reg;
3195
3196 pf_q = vsi->base_queue;
3197 for (i = 0; i < vsi->num_queue_pairs; i++, pf_q++) {
6c5ef620 3198 for (j = 0; j < 50; j++) {
41c445ff 3199 rx_reg = rd32(hw, I40E_QRX_ENA(pf_q));
6c5ef620
MW		 3200 if (((rx_reg >> I40E_QRX_ENA_QENA_REQ_SHIFT) & 1) ==
3201 ((rx_reg >> I40E_QRX_ENA_QENA_STAT_SHIFT) & 1))
3202 break;
3203 usleep_range(1000, 2000);
3204 }
41c445ff
JB		 3205
3206 if (enable) {
3207 /* is STAT set ? */
3208 if ((rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3209 continue;
3210 } else {
3211 /* is !STAT set ? */
3212 if (!(rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3213 continue;
3214 }
3215
3216 /* turn on/off the queue */
3217 if (enable)
6c5ef620 3218 rx_reg |= I40E_QRX_ENA_QENA_REQ_MASK;
41c445ff 3219 else
6c5ef620 3220 rx_reg &= ~I40E_QRX_ENA_QENA_REQ_MASK;
41c445ff
JB		 3221 wr32(hw, I40E_QRX_ENA(pf_q), rx_reg);
3222
3223 /* wait for the change to finish */
3224 for (j = 0; j < 10; j++) {
3225 rx_reg = rd32(hw, I40E_QRX_ENA(pf_q));
3226
3227 if (enable) {
3228 if ((rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3229 break;
3230 } else {
3231 if (!(rx_reg & I40E_QRX_ENA_QENA_STAT_MASK))
3232 break;
3233 }
3234
3235 udelay(10);
3236 }
3237 if (j >= 10) {
3238 dev_info(&pf->pdev->dev, "Rx ring %d %sable timeout\n",
3239 pf_q, (enable ? "en" : "dis"));
3240 return -ETIMEDOUT;
3241 }
3242 }
3243
3244 return 0;
3245}
3246
3247/**
3248 * i40e_vsi_control_rings - Start or stop a VSI's rings
3249 * @vsi: the VSI being configured
3250 * @enable: start or stop the rings
3251 **/
fc18eaa0 3252int i40e_vsi_control_rings(struct i40e_vsi *vsi, bool request)
41c445ff 3253{
3b867b28 3254 int ret = 0;
41c445ff
JB		 3255
3256 /* do rx first for enable and last for disable */
3257 if (request) {
3258 ret = i40e_vsi_control_rx(vsi, request);
3259 if (ret)
3260 return ret;
3261 ret = i40e_vsi_control_tx(vsi, request);
3262 } else {
3b867b28
ASJ		 3263 /* Ignore return value, we need to shutdown whatever we can */
3264 i40e_vsi_control_tx(vsi, request);
3265 i40e_vsi_control_rx(vsi, request);
41c445ff
JB		 3266 }
3267
3268 return ret;
3269}
3270
3271/**
3272 * i40e_vsi_free_irq - Free the irq association with the OS
3273 * @vsi: the VSI being configured
3274 **/
3275static void i40e_vsi_free_irq(struct i40e_vsi *vsi)
3276{
3277 struct i40e_pf *pf = vsi->back;
3278 struct i40e_hw *hw = &pf->hw;
3279 int base = vsi->base_vector;
3280 u32 val, qp;
3281 int i;
3282
3283 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3284 if (!vsi->q_vectors)
3285 return;
3286
3287 for (i = 0; i < vsi->num_q_vectors; i++) {
3288 u16 vector = i + base;
3289
3290 /* free only the irqs that were actually requested */
78681b1f
SN		 3291 if (!vsi->q_vectors[i] ||
3292 !vsi->q_vectors[i]->num_ringpairs)
41c445ff
JB		 3293 continue;
3294
3295 /* clear the affinity_mask in the IRQ descriptor */
3296 irq_set_affinity_hint(pf->msix_entries[vector].vector,
3297 NULL);
3298 free_irq(pf->msix_entries[vector].vector,
493fb300 3299 vsi->q_vectors[i]);
41c445ff
JB		 3300
3301 /* Tear down the interrupt queue link list
3302 *
3303 * We know that they come in pairs and always
3304 * the Rx first, then the Tx. To clear the
3305 * link list, stick the EOL value into the
3306 * next_q field of the registers.
3307 */
3308 val = rd32(hw, I40E_PFINT_LNKLSTN(vector - 1));
3309 qp = (val & I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK)
3310 >> I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3311 val |= I40E_QUEUE_END_OF_LIST
3312 << I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3313 wr32(hw, I40E_PFINT_LNKLSTN(vector - 1), val);
3314
3315 while (qp != I40E_QUEUE_END_OF_LIST) {
3316 u32 next;
3317
3318 val = rd32(hw, I40E_QINT_RQCTL(qp));
3319
3320 val &= ~(I40E_QINT_RQCTL_MSIX_INDX_MASK |
3321 I40E_QINT_RQCTL_MSIX0_INDX_MASK |
3322 I40E_QINT_RQCTL_CAUSE_ENA_MASK |
3323 I40E_QINT_RQCTL_INTEVENT_MASK);
3324
3325 val |= (I40E_QINT_RQCTL_ITR_INDX_MASK |
3326 I40E_QINT_RQCTL_NEXTQ_INDX_MASK);
3327
3328 wr32(hw, I40E_QINT_RQCTL(qp), val);
3329
3330 val = rd32(hw, I40E_QINT_TQCTL(qp));
3331
3332 next = (val & I40E_QINT_TQCTL_NEXTQ_INDX_MASK)
3333 >> I40E_QINT_TQCTL_NEXTQ_INDX_SHIFT;
3334
3335 val &= ~(I40E_QINT_TQCTL_MSIX_INDX_MASK |
3336 I40E_QINT_TQCTL_MSIX0_INDX_MASK |
3337 I40E_QINT_TQCTL_CAUSE_ENA_MASK |
3338 I40E_QINT_TQCTL_INTEVENT_MASK);
3339
3340 val |= (I40E_QINT_TQCTL_ITR_INDX_MASK |
3341 I40E_QINT_TQCTL_NEXTQ_INDX_MASK);
3342
3343 wr32(hw, I40E_QINT_TQCTL(qp), val);
3344 qp = next;
3345 }
3346 }
3347 } else {
3348 free_irq(pf->pdev->irq, pf);
3349
3350 val = rd32(hw, I40E_PFINT_LNKLST0);
3351 qp = (val & I40E_PFINT_LNKLSTN_FIRSTQ_INDX_MASK)
3352 >> I40E_PFINT_LNKLSTN_FIRSTQ_INDX_SHIFT;
3353 val |= I40E_QUEUE_END_OF_LIST
3354 << I40E_PFINT_LNKLST0_FIRSTQ_INDX_SHIFT;
3355 wr32(hw, I40E_PFINT_LNKLST0, val);
3356
3357 val = rd32(hw, I40E_QINT_RQCTL(qp));
3358 val &= ~(I40E_QINT_RQCTL_MSIX_INDX_MASK |
3359 I40E_QINT_RQCTL_MSIX0_INDX_MASK |
3360 I40E_QINT_RQCTL_CAUSE_ENA_MASK |
3361 I40E_QINT_RQCTL_INTEVENT_MASK);
3362
3363 val |= (I40E_QINT_RQCTL_ITR_INDX_MASK |
3364 I40E_QINT_RQCTL_NEXTQ_INDX_MASK);
3365
3366 wr32(hw, I40E_QINT_RQCTL(qp), val);
3367
3368 val = rd32(hw, I40E_QINT_TQCTL(qp));
3369
3370 val &= ~(I40E_QINT_TQCTL_MSIX_INDX_MASK |
3371 I40E_QINT_TQCTL_MSIX0_INDX_MASK |
3372 I40E_QINT_TQCTL_CAUSE_ENA_MASK |
3373 I40E_QINT_TQCTL_INTEVENT_MASK);
3374
3375 val |= (I40E_QINT_TQCTL_ITR_INDX_MASK |
3376 I40E_QINT_TQCTL_NEXTQ_INDX_MASK);
3377
3378 wr32(hw, I40E_QINT_TQCTL(qp), val);
3379 }
3380}
3381
493fb300
AD		 3382/**
3383 * i40e_free_q_vector - Free memory allocated for specific interrupt vector
3384 * @vsi: the VSI being configured
3385 * @v_idx: Index of vector to be freed
3386 *
3387 * This function frees the memory allocated to the q_vector. In addition if
3388 * NAPI is enabled it will delete any references to the NAPI struct prior
3389 * to freeing the q_vector.
3390 **/
3391static void i40e_free_q_vector(struct i40e_vsi *vsi, int v_idx)
3392{
3393 struct i40e_q_vector *q_vector = vsi->q_vectors[v_idx];
cd0b6fa6 3394 struct i40e_ring *ring;
493fb300
AD		 3395
3396 if (!q_vector)
3397 return;
3398
3399 /* disassociate q_vector from rings */
cd0b6fa6
AD		 3400 i40e_for_each_ring(ring, q_vector->tx)
3401 ring->q_vector = NULL;
3402
3403 i40e_for_each_ring(ring, q_vector->rx)
3404 ring->q_vector = NULL;
493fb300
AD		 3405
3406 /* only VSI w/ an associated netdev is set up w/ NAPI */
3407 if (vsi->netdev)
3408 netif_napi_del(&q_vector->napi);
3409
3410 vsi->q_vectors[v_idx] = NULL;
3411
3412 kfree_rcu(q_vector, rcu);
3413}
3414
41c445ff
JB		 3415/**
3416 * i40e_vsi_free_q_vectors - Free memory allocated for interrupt vectors
3417 * @vsi: the VSI being un-configured
3418 *
3419 * This frees the memory allocated to the q_vectors and
3420 * deletes references to the NAPI struct.
3421 **/
3422static void i40e_vsi_free_q_vectors(struct i40e_vsi *vsi)
3423{
3424 int v_idx;
3425
493fb300
AD		 3426 for (v_idx = 0; v_idx < vsi->num_q_vectors; v_idx++)
3427 i40e_free_q_vector(vsi, v_idx);
41c445ff
JB		 3428}
3429
3430/**
3431 * i40e_reset_interrupt_capability - Disable interrupt setup in OS
3432 * @pf: board private structure
3433 **/
3434static void i40e_reset_interrupt_capability(struct i40e_pf *pf)
3435{
3436 /* If we're in Legacy mode, the interrupt was cleaned in vsi_close */
3437 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
3438 pci_disable_msix(pf->pdev);
3439 kfree(pf->msix_entries);
3440 pf->msix_entries = NULL;
3441 } else if (pf->flags & I40E_FLAG_MSI_ENABLED) {
3442 pci_disable_msi(pf->pdev);
3443 }
3444 pf->flags &= ~(I40E_FLAG_MSIX_ENABLED | I40E_FLAG_MSI_ENABLED);
3445}
3446
3447/**
3448 * i40e_clear_interrupt_scheme - Clear the current interrupt scheme settings
3449 * @pf: board private structure
3450 *
3451 * We go through and clear interrupt specific resources and reset the structure
3452 * to pre-load conditions
3453 **/
3454static void i40e_clear_interrupt_scheme(struct i40e_pf *pf)
3455{
3456 int i;
3457
3458 i40e_put_lump(pf->irq_pile, 0, I40E_PILE_VALID_BIT-1);
3459 for (i = 0; i < pf->hw.func_caps.num_vsis; i++)
3460 if (pf->vsi[i])
3461 i40e_vsi_free_q_vectors(pf->vsi[i]);
3462 i40e_reset_interrupt_capability(pf);
3463}
3464
3465/**
3466 * i40e_napi_enable_all - Enable NAPI for all q_vectors in the VSI
3467 * @vsi: the VSI being configured
3468 **/
3469static void i40e_napi_enable_all(struct i40e_vsi *vsi)
3470{
3471 int q_idx;
3472
3473 if (!vsi->netdev)
3474 return;
3475
3476 for (q_idx = 0; q_idx < vsi->num_q_vectors; q_idx++)
493fb300 3477 napi_enable(&vsi->q_vectors[q_idx]->napi);
41c445ff
JB		 3478}
3479
3480/**
3481 * i40e_napi_disable_all - Disable NAPI for all q_vectors in the VSI
3482 * @vsi: the VSI being configured
3483 **/
3484static void i40e_napi_disable_all(struct i40e_vsi *vsi)
3485{
3486 int q_idx;
3487
3488 if (!vsi->netdev)
3489 return;
3490
3491 for (q_idx = 0; q_idx < vsi->num_q_vectors; q_idx++)
493fb300 3492 napi_disable(&vsi->q_vectors[q_idx]->napi);
41c445ff
JB		 3493}
3494
3495/**
3496 * i40e_quiesce_vsi - Pause a given VSI
3497 * @vsi: the VSI being paused
3498 **/
3499static void i40e_quiesce_vsi(struct i40e_vsi *vsi)
3500{
3501 if (test_bit(__I40E_DOWN, &vsi->state))
3502 return;
3503
3504 set_bit(__I40E_NEEDS_RESTART, &vsi->state);
3505 if (vsi->netdev && netif_running(vsi->netdev)) {
3506 vsi->netdev->netdev_ops->ndo_stop(vsi->netdev);
3507 } else {
3508 set_bit(__I40E_DOWN, &vsi->state);
3509 i40e_down(vsi);
3510 }
3511}
3512
3513/**
3514 * i40e_unquiesce_vsi - Resume a given VSI
3515 * @vsi: the VSI being resumed
3516 **/
3517static void i40e_unquiesce_vsi(struct i40e_vsi *vsi)
3518{
3519 if (!test_bit(__I40E_NEEDS_RESTART, &vsi->state))
3520 return;
3521
3522 clear_bit(__I40E_NEEDS_RESTART, &vsi->state);
3523 if (vsi->netdev && netif_running(vsi->netdev))
3524 vsi->netdev->netdev_ops->ndo_open(vsi->netdev);
3525 else
3526 i40e_up(vsi); /* this clears the DOWN bit */
3527}
3528
3529/**
3530 * i40e_pf_quiesce_all_vsi - Pause all VSIs on a PF
3531 * @pf: the PF
3532 **/
3533static void i40e_pf_quiesce_all_vsi(struct i40e_pf *pf)
3534{
3535 int v;
3536
3537 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
3538 if (pf->vsi[v])
3539 i40e_quiesce_vsi(pf->vsi[v]);
3540 }
3541}
3542
3543/**
3544 * i40e_pf_unquiesce_all_vsi - Resume all VSIs on a PF
3545 * @pf: the PF
3546 **/
3547static void i40e_pf_unquiesce_all_vsi(struct i40e_pf *pf)
3548{
3549 int v;
3550
3551 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
3552 if (pf->vsi[v])
3553 i40e_unquiesce_vsi(pf->vsi[v]);
3554 }
3555}
3556
3557/**
3558 * i40e_dcb_get_num_tc - Get the number of TCs from DCBx config
3559 * @dcbcfg: the corresponding DCBx configuration structure
3560 *
3561 * Return the number of TCs from given DCBx configuration
3562 **/
3563static u8 i40e_dcb_get_num_tc(struct i40e_dcbx_config *dcbcfg)
3564{
078b5876
JB		 3565 u8 num_tc = 0;
3566 int i;
41c445ff
JB		 3567
3568 /* Scan the ETS Config Priority Table to find
3569 * traffic class enabled for a given priority
3570 * and use the traffic class index to get the
3571 * number of traffic classes enabled
3572 */
3573 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
3574 if (dcbcfg->etscfg.prioritytable[i] > num_tc)
3575 num_tc = dcbcfg->etscfg.prioritytable[i];
3576 }
3577
3578 /* Traffic class index starts from zero so
3579 * increment to return the actual count
3580 */
078b5876 3581 return num_tc + 1;
41c445ff
JB		 3582}
3583
3584/**
3585 * i40e_dcb_get_enabled_tc - Get enabled traffic classes
3586 * @dcbcfg: the corresponding DCBx configuration structure
3587 *
3588 * Query the current DCB configuration and return the number of
3589 * traffic classes enabled from the given DCBX config
3590 **/
3591static u8 i40e_dcb_get_enabled_tc(struct i40e_dcbx_config *dcbcfg)
3592{
3593 u8 num_tc = i40e_dcb_get_num_tc(dcbcfg);
3594 u8 enabled_tc = 1;
3595 u8 i;
3596
3597 for (i = 0; i < num_tc; i++)
3598 enabled_tc |= 1 << i;
3599
3600 return enabled_tc;
3601}
3602
3603/**
3604 * i40e_pf_get_num_tc - Get enabled traffic classes for PF
3605 * @pf: PF being queried
3606 *
3607 * Return number of traffic classes enabled for the given PF
3608 **/
3609static u8 i40e_pf_get_num_tc(struct i40e_pf *pf)
3610{
3611 struct i40e_hw *hw = &pf->hw;
3612 u8 i, enabled_tc;
3613 u8 num_tc = 0;
3614 struct i40e_dcbx_config *dcbcfg = &hw->local_dcbx_config;
3615
3616 /* If DCB is not enabled then always in single TC */
3617 if (!(pf->flags & I40E_FLAG_DCB_ENABLED))
3618 return 1;
3619
3620 /* MFP mode return count of enabled TCs for this PF */
3621 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
3622 enabled_tc = pf->hw.func_caps.enabled_tcmap;
3623 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3624 if (enabled_tc & (1 << i))
3625 num_tc++;
3626 }
3627 return num_tc;
3628 }
3629
3630 /* SFP mode will be enabled for all TCs on port */
3631 return i40e_dcb_get_num_tc(dcbcfg);
3632}
3633
3634/**
3635 * i40e_pf_get_default_tc - Get bitmap for first enabled TC
3636 * @pf: PF being queried
3637 *
3638 * Return a bitmap for first enabled traffic class for this PF.
3639 **/
3640static u8 i40e_pf_get_default_tc(struct i40e_pf *pf)
3641{
3642 u8 enabled_tc = pf->hw.func_caps.enabled_tcmap;
3643 u8 i = 0;
3644
3645 if (!enabled_tc)
3646 return 0x1; /* TC0 */
3647
3648 /* Find the first enabled TC */
3649 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3650 if (enabled_tc & (1 << i))
3651 break;
3652 }
3653
3654 return 1 << i;
3655}
3656
3657/**
3658 * i40e_pf_get_pf_tc_map - Get bitmap for enabled traffic classes
3659 * @pf: PF being queried
3660 *
3661 * Return a bitmap for enabled traffic classes for this PF.
3662 **/
3663static u8 i40e_pf_get_tc_map(struct i40e_pf *pf)
3664{
3665 /* If DCB is not enabled for this PF then just return default TC */
3666 if (!(pf->flags & I40E_FLAG_DCB_ENABLED))
3667 return i40e_pf_get_default_tc(pf);
3668
3669 /* MFP mode will have enabled TCs set by FW */
3670 if (pf->flags & I40E_FLAG_MFP_ENABLED)
3671 return pf->hw.func_caps.enabled_tcmap;
3672
3673 /* SFP mode we want PF to be enabled for all TCs */
3674 return i40e_dcb_get_enabled_tc(&pf->hw.local_dcbx_config);
3675}
3676
3677/**
3678 * i40e_vsi_get_bw_info - Query VSI BW Information
3679 * @vsi: the VSI being queried
3680 *
3681 * Returns 0 on success, negative value on failure
3682 **/
3683static int i40e_vsi_get_bw_info(struct i40e_vsi *vsi)
3684{
3685 struct i40e_aqc_query_vsi_ets_sla_config_resp bw_ets_config = {0};
3686 struct i40e_aqc_query_vsi_bw_config_resp bw_config = {0};
3687 struct i40e_pf *pf = vsi->back;
3688 struct i40e_hw *hw = &pf->hw;
dcae29be 3689 i40e_status aq_ret;
41c445ff 3690 u32 tc_bw_max;
41c445ff
JB		 3691 int i;
3692
3693 /* Get the VSI level BW configuration */
dcae29be
JB		 3694 aq_ret = i40e_aq_query_vsi_bw_config(hw, vsi->seid, &bw_config, NULL);
3695 if (aq_ret) {
41c445ff
JB		 3696 dev_info(&pf->pdev->dev,
3697 "couldn't get pf vsi bw config, err %d, aq_err %d\n",
dcae29be
JB		 3698 aq_ret, pf->hw.aq.asq_last_status);
3699 return -EINVAL;
41c445ff
JB		 3700 }
3701
3702 /* Get the VSI level BW configuration per TC */
dcae29be 3703 aq_ret = i40e_aq_query_vsi_ets_sla_config(hw, vsi->seid, &bw_ets_config,
6838b535 3704 NULL);
dcae29be 3705 if (aq_ret) {
41c445ff
JB		 3706 dev_info(&pf->pdev->dev,
3707 "couldn't get pf vsi ets bw config, err %d, aq_err %d\n",
dcae29be
JB		 3708 aq_ret, pf->hw.aq.asq_last_status);
3709 return -EINVAL;
41c445ff
JB		 3710 }
3711
3712 if (bw_config.tc_valid_bits != bw_ets_config.tc_valid_bits) {
3713 dev_info(&pf->pdev->dev,
3714 "Enabled TCs mismatch from querying VSI BW info 0x%08x 0x%08x\n",
3715 bw_config.tc_valid_bits,
3716 bw_ets_config.tc_valid_bits);
3717 /* Still continuing */
3718 }
3719
3720 vsi->bw_limit = le16_to_cpu(bw_config.port_bw_limit);
3721 vsi->bw_max_quanta = bw_config.max_bw;
3722 tc_bw_max = le16_to_cpu(bw_ets_config.tc_bw_max[0]) |
3723 (le16_to_cpu(bw_ets_config.tc_bw_max[1]) << 16);
3724 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3725 vsi->bw_ets_share_credits[i] = bw_ets_config.share_credits[i];
3726 vsi->bw_ets_limit_credits[i] =
3727 le16_to_cpu(bw_ets_config.credits[i]);
3728 /* 3 bits out of 4 for each TC */
3729 vsi->bw_ets_max_quanta[i] = (u8)((tc_bw_max >> (i*4)) & 0x7);
3730 }
078b5876 3731
dcae29be 3732 return 0;
41c445ff
JB		 3733}
3734
3735/**
3736 * i40e_vsi_configure_bw_alloc - Configure VSI BW allocation per TC
3737 * @vsi: the VSI being configured
3738 * @enabled_tc: TC bitmap
3739 * @bw_credits: BW shared credits per TC
3740 *
3741 * Returns 0 on success, negative value on failure
3742 **/
dcae29be 3743static int i40e_vsi_configure_bw_alloc(struct i40e_vsi *vsi, u8 enabled_tc,
41c445ff
JB		 3744 u8 *bw_share)
3745{
3746 struct i40e_aqc_configure_vsi_tc_bw_data bw_data;
dcae29be
JB		 3747 i40e_status aq_ret;
3748 int i;
41c445ff
JB		 3749
3750 bw_data.tc_valid_bits = enabled_tc;
3751 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
3752 bw_data.tc_bw_credits[i] = bw_share[i];
3753
dcae29be
JB		 3754 aq_ret = i40e_aq_config_vsi_tc_bw(&vsi->back->hw, vsi->seid, &bw_data,
3755 NULL);
3756 if (aq_ret) {
41c445ff 3757 dev_info(&vsi->back->pdev->dev,
69bfb110
JB		 3758 "AQ command Config VSI BW allocation per TC failed = %d\n",
3759 vsi->back->hw.aq.asq_last_status);
dcae29be 3760 return -EINVAL;
41c445ff
JB		 3761 }
3762
3763 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++)
3764 vsi->info.qs_handle[i] = bw_data.qs_handles[i];
3765
dcae29be 3766 return 0;
41c445ff
JB		 3767}
3768
3769/**
3770 * i40e_vsi_config_netdev_tc - Setup the netdev TC configuration
3771 * @vsi: the VSI being configured
3772 * @enabled_tc: TC map to be enabled
3773 *
3774 **/
3775static void i40e_vsi_config_netdev_tc(struct i40e_vsi *vsi, u8 enabled_tc)
3776{
3777 struct net_device *netdev = vsi->netdev;
3778 struct i40e_pf *pf = vsi->back;
3779 struct i40e_hw *hw = &pf->hw;
3780 u8 netdev_tc = 0;
3781 int i;
3782 struct i40e_dcbx_config *dcbcfg = &hw->local_dcbx_config;
3783
3784 if (!netdev)
3785 return;
3786
3787 if (!enabled_tc) {
3788 netdev_reset_tc(netdev);
3789 return;
3790 }
3791
3792 /* Set up actual enabled TCs on the VSI */
3793 if (netdev_set_num_tc(netdev, vsi->tc_config.numtc))
3794 return;
3795
3796 /* set per TC queues for the VSI */
3797 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3798 /* Only set TC queues for enabled tcs
3799 *
3800 * e.g. For a VSI that has TC0 and TC3 enabled the
3801 * enabled_tc bitmap would be 0x00001001; the driver
3802 * will set the numtc for netdev as 2 that will be
3803 * referenced by the netdev layer as TC 0 and 1.
3804 */
3805 if (vsi->tc_config.enabled_tc & (1 << i))
3806 netdev_set_tc_queue(netdev,
3807 vsi->tc_config.tc_info[i].netdev_tc,
3808 vsi->tc_config.tc_info[i].qcount,
3809 vsi->tc_config.tc_info[i].qoffset);
3810 }
3811
3812 /* Assign UP2TC map for the VSI */
3813 for (i = 0; i < I40E_MAX_USER_PRIORITY; i++) {
3814 /* Get the actual TC# for the UP */
3815 u8 ets_tc = dcbcfg->etscfg.prioritytable[i];
3816 /* Get the mapped netdev TC# for the UP */
3817 netdev_tc = vsi->tc_config.tc_info[ets_tc].netdev_tc;
3818 netdev_set_prio_tc_map(netdev, i, netdev_tc);
3819 }
3820}
3821
3822/**
3823 * i40e_vsi_update_queue_map - Update our copy of VSi info with new queue map
3824 * @vsi: the VSI being configured
3825 * @ctxt: the ctxt buffer returned from AQ VSI update param command
3826 **/
3827static void i40e_vsi_update_queue_map(struct i40e_vsi *vsi,
3828 struct i40e_vsi_context *ctxt)
3829{
3830 /* copy just the sections touched not the entire info
3831 * since not all sections are valid as returned by
3832 * update vsi params
3833 */
3834 vsi->info.mapping_flags = ctxt->info.mapping_flags;
3835 memcpy(&vsi->info.queue_mapping,
3836 &ctxt->info.queue_mapping, sizeof(vsi->info.queue_mapping));
3837 memcpy(&vsi->info.tc_mapping, ctxt->info.tc_mapping,
3838 sizeof(vsi->info.tc_mapping));
3839}
3840
3841/**
3842 * i40e_vsi_config_tc - Configure VSI Tx Scheduler for given TC map
3843 * @vsi: VSI to be configured
3844 * @enabled_tc: TC bitmap
3845 *
3846 * This configures a particular VSI for TCs that are mapped to the
3847 * given TC bitmap. It uses default bandwidth share for TCs across
3848 * VSIs to configure TC for a particular VSI.
3849 *
3850 * NOTE:
3851 * It is expected that the VSI queues have been quisced before calling
3852 * this function.
3853 **/
3854static int i40e_vsi_config_tc(struct i40e_vsi *vsi, u8 enabled_tc)
3855{
3856 u8 bw_share[I40E_MAX_TRAFFIC_CLASS] = {0};
3857 struct i40e_vsi_context ctxt;
3858 int ret = 0;
3859 int i;
3860
3861 /* Check if enabled_tc is same as existing or new TCs */
3862 if (vsi->tc_config.enabled_tc == enabled_tc)
3863 return ret;
3864
3865 /* Enable ETS TCs with equal BW Share for now across all VSIs */
3866 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3867 if (enabled_tc & (1 << i))
3868 bw_share[i] = 1;
3869 }
3870
3871 ret = i40e_vsi_configure_bw_alloc(vsi, enabled_tc, bw_share);
3872 if (ret) {
3873 dev_info(&vsi->back->pdev->dev,
3874 "Failed configuring TC map %d for VSI %d\n",
3875 enabled_tc, vsi->seid);
3876 goto out;
3877 }
3878
3879 /* Update Queue Pairs Mapping for currently enabled UPs */
3880 ctxt.seid = vsi->seid;
3881 ctxt.pf_num = vsi->back->hw.pf_id;
3882 ctxt.vf_num = 0;
3883 ctxt.uplink_seid = vsi->uplink_seid;
3884 memcpy(&ctxt.info, &vsi->info, sizeof(vsi->info));
3885 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, false);
3886
3887 /* Update the VSI after updating the VSI queue-mapping information */
3888 ret = i40e_aq_update_vsi_params(&vsi->back->hw, &ctxt, NULL);
3889 if (ret) {
3890 dev_info(&vsi->back->pdev->dev,
3891 "update vsi failed, aq_err=%d\n",
3892 vsi->back->hw.aq.asq_last_status);
3893 goto out;
3894 }
3895 /* update the local VSI info with updated queue map */
3896 i40e_vsi_update_queue_map(vsi, &ctxt);
3897 vsi->info.valid_sections = 0;
3898
3899 /* Update current VSI BW information */
3900 ret = i40e_vsi_get_bw_info(vsi);
3901 if (ret) {
3902 dev_info(&vsi->back->pdev->dev,
3903 "Failed updating vsi bw info, aq_err=%d\n",
3904 vsi->back->hw.aq.asq_last_status);
3905 goto out;
3906 }
3907
3908 /* Update the netdev TC setup */
3909 i40e_vsi_config_netdev_tc(vsi, enabled_tc);
3910out:
3911 return ret;
3912}
3913
4e3b35b0
NP		 3914/**
3915 * i40e_veb_config_tc - Configure TCs for given VEB
3916 * @veb: given VEB
3917 * @enabled_tc: TC bitmap
3918 *
3919 * Configures given TC bitmap for VEB (switching) element
3920 **/
3921int i40e_veb_config_tc(struct i40e_veb *veb, u8 enabled_tc)
3922{
3923 struct i40e_aqc_configure_switching_comp_bw_config_data bw_data = {0};
3924 struct i40e_pf *pf = veb->pf;
3925 int ret = 0;
3926 int i;
3927
3928 /* No TCs or already enabled TCs just return */
3929 if (!enabled_tc || veb->enabled_tc == enabled_tc)
3930 return ret;
3931
3932 bw_data.tc_valid_bits = enabled_tc;
3933 /* bw_data.absolute_credits is not set (relative) */
3934
3935 /* Enable ETS TCs with equal BW Share for now */
3936 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
3937 if (enabled_tc & (1 << i))
3938 bw_data.tc_bw_share_credits[i] = 1;
3939 }
3940
3941 ret = i40e_aq_config_switch_comp_bw_config(&pf->hw, veb->seid,
3942 &bw_data, NULL);
3943 if (ret) {
3944 dev_info(&pf->pdev->dev,
3945 "veb bw config failed, aq_err=%d\n",
3946 pf->hw.aq.asq_last_status);
3947 goto out;
3948 }
3949
3950 /* Update the BW information */
3951 ret = i40e_veb_get_bw_info(veb);
3952 if (ret) {
3953 dev_info(&pf->pdev->dev,
3954 "Failed getting veb bw config, aq_err=%d\n",
3955 pf->hw.aq.asq_last_status);
3956 }
3957
3958out:
3959 return ret;
3960}
3961
3962#ifdef CONFIG_I40E_DCB
3963/**
3964 * i40e_dcb_reconfigure - Reconfigure all VEBs and VSIs
3965 * @pf: PF struct
3966 *
3967 * Reconfigure VEB/VSIs on a given PF; it is assumed that
3968 * the caller would've quiesce all the VSIs before calling
3969 * this function
3970 **/
3971static void i40e_dcb_reconfigure(struct i40e_pf *pf)
3972{
3973 u8 tc_map = 0;
3974 int ret;
3975 u8 v;
3976
3977 /* Enable the TCs available on PF to all VEBs */
3978 tc_map = i40e_pf_get_tc_map(pf);
3979 for (v = 0; v < I40E_MAX_VEB; v++) {
3980 if (!pf->veb[v])
3981 continue;
3982 ret = i40e_veb_config_tc(pf->veb[v], tc_map);
3983 if (ret) {
3984 dev_info(&pf->pdev->dev,
3985 "Failed configuring TC for VEB seid=%d\n",
3986 pf->veb[v]->seid);
3987 /* Will try to configure as many components */
3988 }
3989 }
3990
3991 /* Update each VSI */
3992 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
3993 if (!pf->vsi[v])
3994 continue;
3995
3996 /* - Enable all TCs for the LAN VSI
3997 * - For all others keep them at TC0 for now
3998 */
3999 if (v == pf->lan_vsi)
4000 tc_map = i40e_pf_get_tc_map(pf);
4001 else
4002 tc_map = i40e_pf_get_default_tc(pf);
4003
4004 ret = i40e_vsi_config_tc(pf->vsi[v], tc_map);
4005 if (ret) {
4006 dev_info(&pf->pdev->dev,
4007 "Failed configuring TC for VSI seid=%d\n",
4008 pf->vsi[v]->seid);
4009 /* Will try to configure as many components */
4010 } else {
4011 if (pf->vsi[v]->netdev)
4012 i40e_dcbnl_set_all(pf->vsi[v]);
4013 }
4014 }
4015}
4016
4017/**
4018 * i40e_init_pf_dcb - Initialize DCB configuration
4019 * @pf: PF being configured
4020 *
4021 * Query the current DCB configuration and cache it
4022 * in the hardware structure
4023 **/
4024static int i40e_init_pf_dcb(struct i40e_pf *pf)
4025{
4026 struct i40e_hw *hw = &pf->hw;
4027 int err = 0;
4028
4029 if (pf->hw.func_caps.npar_enable)
4030 goto out;
4031
4032 /* Get the initial DCB configuration */
4033 err = i40e_init_dcb(hw);
4034 if (!err) {
4035 /* Device/Function is not DCBX capable */
4036 if ((!hw->func_caps.dcb) ||
4037 (hw->dcbx_status == I40E_DCBX_STATUS_DISABLED)) {
4038 dev_info(&pf->pdev->dev,
4039 "DCBX offload is not supported or is disabled for this PF.\n");
4040
4041 if (pf->flags & I40E_FLAG_MFP_ENABLED)
4042 goto out;
4043
4044 } else {
4045 /* When status is not DISABLED then DCBX in FW */
4046 pf->dcbx_cap = DCB_CAP_DCBX_LLD_MANAGED |
4047 DCB_CAP_DCBX_VER_IEEE;
4048 pf->flags |= I40E_FLAG_DCB_ENABLED;
4049 }
4050 }
4051
4052out:
4053 return err;
4054}
4055#endif /* CONFIG_I40E_DCB */
4056
41c445ff
JB		 4057/**
4058 * i40e_up_complete - Finish the last steps of bringing up a connection
4059 * @vsi: the VSI being configured
4060 **/
4061static int i40e_up_complete(struct i40e_vsi *vsi)
4062{
4063 struct i40e_pf *pf = vsi->back;
4064 int err;
4065
4066 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
4067 i40e_vsi_configure_msix(vsi);
4068 else
4069 i40e_configure_msi_and_legacy(vsi);
4070
4071 /* start rings */
4072 err = i40e_vsi_control_rings(vsi, true);
4073 if (err)
4074 return err;
4075
4076 clear_bit(__I40E_DOWN, &vsi->state);
4077 i40e_napi_enable_all(vsi);
4078 i40e_vsi_enable_irq(vsi);
4079
4080 if ((pf->hw.phy.link_info.link_info & I40E_AQ_LINK_UP) &&
4081 (vsi->netdev)) {
6d779b41 4082 netdev_info(vsi->netdev, "NIC Link is Up\n");
41c445ff
JB		 4083 netif_tx_start_all_queues(vsi->netdev);
4084 netif_carrier_on(vsi->netdev);
6d779b41
AS		 4085 } else if (vsi->netdev) {
4086 netdev_info(vsi->netdev, "NIC Link is Down\n");
41c445ff 4087 }
ca64fa4e
ASJ		 4088
4089 /* replay FDIR SB filters */
4090 if (vsi->type == I40E_VSI_FDIR)
4091 i40e_fdir_filter_restore(vsi);
41c445ff
JB		 4092 i40e_service_event_schedule(pf);
4093
4094 return 0;
4095}
4096
4097/**
4098 * i40e_vsi_reinit_locked - Reset the VSI
4099 * @vsi: the VSI being configured
4100 *
4101 * Rebuild the ring structs after some configuration
4102 * has changed, e.g. MTU size.
4103 **/
4104static void i40e_vsi_reinit_locked(struct i40e_vsi *vsi)
4105{
4106 struct i40e_pf *pf = vsi->back;
4107
4108 WARN_ON(in_interrupt());
4109 while (test_and_set_bit(__I40E_CONFIG_BUSY, &pf->state))
4110 usleep_range(1000, 2000);
4111 i40e_down(vsi);
4112
4113 /* Give a VF some time to respond to the reset. The
4114 * two second wait is based upon the watchdog cycle in
4115 * the VF driver.
4116 */
4117 if (vsi->type == I40E_VSI_SRIOV)
4118 msleep(2000);
4119 i40e_up(vsi);
4120 clear_bit(__I40E_CONFIG_BUSY, &pf->state);
4121}
4122
4123/**
4124 * i40e_up - Bring the connection back up after being down
4125 * @vsi: the VSI being configured
4126 **/
4127int i40e_up(struct i40e_vsi *vsi)
4128{
4129 int err;
4130
4131 err = i40e_vsi_configure(vsi);
4132 if (!err)
4133 err = i40e_up_complete(vsi);
4134
4135 return err;
4136}
4137
4138/**
4139 * i40e_down - Shutdown the connection processing
4140 * @vsi: the VSI being stopped
4141 **/
4142void i40e_down(struct i40e_vsi *vsi)
4143{
4144 int i;
4145
4146 /* It is assumed that the caller of this function
4147 * sets the vsi->state __I40E_DOWN bit.
4148 */
4149 if (vsi->netdev) {
4150 netif_carrier_off(vsi->netdev);
4151 netif_tx_disable(vsi->netdev);
4152 }
4153 i40e_vsi_disable_irq(vsi);
4154 i40e_vsi_control_rings(vsi, false);
4155 i40e_napi_disable_all(vsi);
4156
4157 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b
AD		 4158 i40e_clean_tx_ring(vsi->tx_rings[i]);
4159 i40e_clean_rx_ring(vsi->rx_rings[i]);
41c445ff
JB		 4160 }
4161}
4162
4163/**
4164 * i40e_setup_tc - configure multiple traffic classes
4165 * @netdev: net device to configure
4166 * @tc: number of traffic classes to enable
4167 **/
4168static int i40e_setup_tc(struct net_device *netdev, u8 tc)
4169{
4170 struct i40e_netdev_priv *np = netdev_priv(netdev);
4171 struct i40e_vsi *vsi = np->vsi;
4172 struct i40e_pf *pf = vsi->back;
4173 u8 enabled_tc = 0;
4174 int ret = -EINVAL;
4175 int i;
4176
4177 /* Check if DCB enabled to continue */
4178 if (!(pf->flags & I40E_FLAG_DCB_ENABLED)) {
4179 netdev_info(netdev, "DCB is not enabled for adapter\n");
4180 goto exit;
4181 }
4182
4183 /* Check if MFP enabled */
4184 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
4185 netdev_info(netdev, "Configuring TC not supported in MFP mode\n");
4186 goto exit;
4187 }
4188
4189 /* Check whether tc count is within enabled limit */
4190 if (tc > i40e_pf_get_num_tc(pf)) {
4191 netdev_info(netdev, "TC count greater than enabled on link for adapter\n");
4192 goto exit;
4193 }
4194
4195 /* Generate TC map for number of tc requested */
4196 for (i = 0; i < tc; i++)
4197 enabled_tc |= (1 << i);
4198
4199 /* Requesting same TC configuration as already enabled */
4200 if (enabled_tc == vsi->tc_config.enabled_tc)
4201 return 0;
4202
4203 /* Quiesce VSI queues */
4204 i40e_quiesce_vsi(vsi);
4205
4206 /* Configure VSI for enabled TCs */
4207 ret = i40e_vsi_config_tc(vsi, enabled_tc);
4208 if (ret) {
4209 netdev_info(netdev, "Failed configuring TC for VSI seid=%d\n",
4210 vsi->seid);
4211 goto exit;
4212 }
4213
4214 /* Unquiesce VSI */
4215 i40e_unquiesce_vsi(vsi);
4216
4217exit:
4218 return ret;
4219}
4220
4221/**
4222 * i40e_open - Called when a network interface is made active
4223 * @netdev: network interface device structure
4224 *
4225 * The open entry point is called when a network interface is made
4226 * active by the system (IFF_UP). At this point all resources needed
4227 * for transmit and receive operations are allocated, the interrupt
4228 * handler is registered with the OS, the netdev watchdog subtask is
4229 * enabled, and the stack is notified that the interface is ready.
4230 *
4231 * Returns 0 on success, negative value on failure
4232 **/
4233static int i40e_open(struct net_device *netdev)
4234{
4235 struct i40e_netdev_priv *np = netdev_priv(netdev);
4236 struct i40e_vsi *vsi = np->vsi;
4237 struct i40e_pf *pf = vsi->back;
41c445ff
JB		 4238 int err;
4239
4240 /* disallow open during test */
4241 if (test_bit(__I40E_TESTING, &pf->state))
4242 return -EBUSY;
4243
4244 netif_carrier_off(netdev);
4245
6c167f58
EK		 4246 err = i40e_vsi_open(vsi);
4247 if (err)
4248 return err;
4249
4250#ifdef CONFIG_I40E_VXLAN
4251 vxlan_get_rx_port(netdev);
4252#endif
4253
4254 return 0;
4255}
4256
4257/**
4258 * i40e_vsi_open -
4259 * @vsi: the VSI to open
4260 *
4261 * Finish initialization of the VSI.
4262 *
4263 * Returns 0 on success, negative value on failure
4264 **/
4265int i40e_vsi_open(struct i40e_vsi *vsi)
4266{
4267 struct i40e_pf *pf = vsi->back;
4268 char int_name[IFNAMSIZ];
4269 int err;
4270
41c445ff
JB		 4271 /* allocate descriptors */
4272 err = i40e_vsi_setup_tx_resources(vsi);
4273 if (err)
4274 goto err_setup_tx;
4275 err = i40e_vsi_setup_rx_resources(vsi);
4276 if (err)
4277 goto err_setup_rx;
4278
4279 err = i40e_vsi_configure(vsi);
4280 if (err)
4281 goto err_setup_rx;
4282
6c167f58
EK		 4283 if (!vsi->netdev) {
4284 err = EINVAL;
4285 goto err_setup_rx;
4286 }
41c445ff 4287 snprintf(int_name, sizeof(int_name) - 1, "%s-%s",
6c167f58 4288 dev_driver_string(&pf->pdev->dev), vsi->netdev->name);
41c445ff
JB		 4289 err = i40e_vsi_request_irq(vsi, int_name);
4290 if (err)
4291 goto err_setup_rx;
4292
25946ddb 4293 /* Notify the stack of the actual queue counts. */
6c167f58 4294 err = netif_set_real_num_tx_queues(vsi->netdev, vsi->num_queue_pairs);
25946ddb
ASJ		 4295 if (err)
4296 goto err_set_queues;
4297
6c167f58 4298 err = netif_set_real_num_rx_queues(vsi->netdev, vsi->num_queue_pairs);
25946ddb
ASJ		 4299 if (err)
4300 goto err_set_queues;
4301
41c445ff
JB		 4302 err = i40e_up_complete(vsi);
4303 if (err)
4304 goto err_up_complete;
4305
41c445ff
JB		 4306 return 0;
4307
4308err_up_complete:
4309 i40e_down(vsi);
25946ddb 4310err_set_queues:
41c445ff
JB		 4311 i40e_vsi_free_irq(vsi);
4312err_setup_rx:
4313 i40e_vsi_free_rx_resources(vsi);
4314err_setup_tx:
4315 i40e_vsi_free_tx_resources(vsi);
4316 if (vsi == pf->vsi[pf->lan_vsi])
4317 i40e_do_reset(pf, (1 << __I40E_PF_RESET_REQUESTED));
4318
4319 return err;
4320}
4321
17a73f6b
JG		 4322/**
4323 * i40e_fdir_filter_exit - Cleans up the Flow Director accounting
4324 * @pf: Pointer to pf
4325 *
4326 * This function destroys the hlist where all the Flow Director
4327 * filters were saved.
4328 **/
4329static void i40e_fdir_filter_exit(struct i40e_pf *pf)
4330{
4331 struct i40e_fdir_filter *filter;
4332 struct hlist_node *node2;
4333
4334 hlist_for_each_entry_safe(filter, node2,
4335 &pf->fdir_filter_list, fdir_node) {
4336 hlist_del(&filter->fdir_node);
4337 kfree(filter);
4338 }
4339 pf->fdir_pf_active_filters = 0;
4340}
4341
41c445ff
JB		 4342/**
4343 * i40e_close - Disables a network interface
4344 * @netdev: network interface device structure
4345 *
4346 * The close entry point is called when an interface is de-activated
4347 * by the OS. The hardware is still under the driver's control, but
4348 * this netdev interface is disabled.
4349 *
4350 * Returns 0, this is not allowed to fail
4351 **/
4352static int i40e_close(struct net_device *netdev)
4353{
4354 struct i40e_netdev_priv *np = netdev_priv(netdev);
4355 struct i40e_vsi *vsi = np->vsi;
4356
4357 if (test_and_set_bit(__I40E_DOWN, &vsi->state))
4358 return 0;
4359
4360 i40e_down(vsi);
4361 i40e_vsi_free_irq(vsi);
4362
4363 i40e_vsi_free_tx_resources(vsi);
4364 i40e_vsi_free_rx_resources(vsi);
4365
4366 return 0;
4367}
4368
4369/**
4370 * i40e_do_reset - Start a PF or Core Reset sequence
4371 * @pf: board private structure
4372 * @reset_flags: which reset is requested
4373 *
4374 * The essential difference in resets is that the PF Reset
4375 * doesn't clear the packet buffers, doesn't reset the PE
4376 * firmware, and doesn't bother the other PFs on the chip.
4377 **/
4378void i40e_do_reset(struct i40e_pf *pf, u32 reset_flags)
4379{
4380 u32 val;
4381
4382 WARN_ON(in_interrupt());
4383
4384 /* do the biggest reset indicated */
4385 if (reset_flags & (1 << __I40E_GLOBAL_RESET_REQUESTED)) {
4386
4387 /* Request a Global Reset
4388 *
4389 * This will start the chip's countdown to the actual full
4390 * chip reset event, and a warning interrupt to be sent
4391 * to all PFs, including the requestor. Our handler
4392 * for the warning interrupt will deal with the shutdown
4393 * and recovery of the switch setup.
4394 */
69bfb110 4395 dev_dbg(&pf->pdev->dev, "GlobalR requested\n");
41c445ff
JB		 4396 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
4397 val |= I40E_GLGEN_RTRIG_GLOBR_MASK;
4398 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
4399
4400 } else if (reset_flags & (1 << __I40E_CORE_RESET_REQUESTED)) {
4401
4402 /* Request a Core Reset
4403 *
4404 * Same as Global Reset, except does *not* include the MAC/PHY
4405 */
69bfb110 4406 dev_dbg(&pf->pdev->dev, "CoreR requested\n");
41c445ff
JB		 4407 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
4408 val |= I40E_GLGEN_RTRIG_CORER_MASK;
4409 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
4410 i40e_flush(&pf->hw);
4411
7823fe34
SN		 4412 } else if (reset_flags & (1 << __I40E_EMP_RESET_REQUESTED)) {
4413
4414 /* Request a Firmware Reset
4415 *
4416 * Same as Global reset, plus restarting the
4417 * embedded firmware engine.
4418 */
4419 /* enable EMP Reset */
4420 val = rd32(&pf->hw, I40E_GLGEN_RSTENA_EMP);
4421 val |= I40E_GLGEN_RSTENA_EMP_EMP_RST_ENA_MASK;
4422 wr32(&pf->hw, I40E_GLGEN_RSTENA_EMP, val);
4423
4424 /* force the reset */
4425 val = rd32(&pf->hw, I40E_GLGEN_RTRIG);
4426 val |= I40E_GLGEN_RTRIG_EMPFWR_MASK;
4427 wr32(&pf->hw, I40E_GLGEN_RTRIG, val);
4428 i40e_flush(&pf->hw);
4429
41c445ff
JB		 4430 } else if (reset_flags & (1 << __I40E_PF_RESET_REQUESTED)) {
4431
4432 /* Request a PF Reset
4433 *
4434 * Resets only the PF-specific registers
4435 *
4436 * This goes directly to the tear-down and rebuild of
4437 * the switch, since we need to do all the recovery as
4438 * for the Core Reset.
4439 */
69bfb110 4440 dev_dbg(&pf->pdev->dev, "PFR requested\n");
41c445ff
JB		 4441 i40e_handle_reset_warning(pf);
4442
4443 } else if (reset_flags & (1 << __I40E_REINIT_REQUESTED)) {
4444 int v;
4445
4446 /* Find the VSI(s) that requested a re-init */
4447 dev_info(&pf->pdev->dev,
4448 "VSI reinit requested\n");
4449 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
4450 struct i40e_vsi *vsi = pf->vsi[v];
4451 if (vsi != NULL &&
4452 test_bit(__I40E_REINIT_REQUESTED, &vsi->state)) {
4453 i40e_vsi_reinit_locked(pf->vsi[v]);
4454 clear_bit(__I40E_REINIT_REQUESTED, &vsi->state);
4455 }
4456 }
4457
4458 /* no further action needed, so return now */
4459 return;
4460 } else {
4461 dev_info(&pf->pdev->dev,
4462 "bad reset request 0x%08x\n", reset_flags);
4463 return;
4464 }
4465}
4466
4e3b35b0
NP		 4467#ifdef CONFIG_I40E_DCB
4468/**
4469 * i40e_dcb_need_reconfig - Check if DCB needs reconfig
4470 * @pf: board private structure
4471 * @old_cfg: current DCB config
4472 * @new_cfg: new DCB config
4473 **/
4474bool i40e_dcb_need_reconfig(struct i40e_pf *pf,
4475 struct i40e_dcbx_config *old_cfg,
4476 struct i40e_dcbx_config *new_cfg)
4477{
4478 bool need_reconfig = false;
4479
4480 /* Check if ETS configuration has changed */
4481 if (memcmp(&new_cfg->etscfg,
4482 &old_cfg->etscfg,
4483 sizeof(new_cfg->etscfg))) {
4484 /* If Priority Table has changed reconfig is needed */
4485 if (memcmp(&new_cfg->etscfg.prioritytable,
4486 &old_cfg->etscfg.prioritytable,
4487 sizeof(new_cfg->etscfg.prioritytable))) {
4488 need_reconfig = true;
69bfb110 4489 dev_dbg(&pf->pdev->dev, "ETS UP2TC changed.\n");
4e3b35b0
NP		 4490 }
4491
4492 if (memcmp(&new_cfg->etscfg.tcbwtable,
4493 &old_cfg->etscfg.tcbwtable,
4494 sizeof(new_cfg->etscfg.tcbwtable)))
69bfb110 4495 dev_dbg(&pf->pdev->dev, "ETS TC BW Table changed.\n");
4e3b35b0
NP		 4496
4497 if (memcmp(&new_cfg->etscfg.tsatable,
4498 &old_cfg->etscfg.tsatable,
4499 sizeof(new_cfg->etscfg.tsatable)))
69bfb110 4500 dev_dbg(&pf->pdev->dev, "ETS TSA Table changed.\n");
4e3b35b0
NP		 4501 }
4502
4503 /* Check if PFC configuration has changed */
4504 if (memcmp(&new_cfg->pfc,
4505 &old_cfg->pfc,
4506 sizeof(new_cfg->pfc))) {
4507 need_reconfig = true;
69bfb110 4508 dev_dbg(&pf->pdev->dev, "PFC config change detected.\n");
4e3b35b0
NP		 4509 }
4510
4511 /* Check if APP Table has changed */
4512 if (memcmp(&new_cfg->app,
4513 &old_cfg->app,
3d9667a9 4514 sizeof(new_cfg->app))) {
4e3b35b0 4515 need_reconfig = true;
69bfb110 4516 dev_dbg(&pf->pdev->dev, "APP Table change detected.\n");
3d9667a9 4517 }
4e3b35b0
NP		 4518
4519 return need_reconfig;
4520}
4521
4522/**
4523 * i40e_handle_lldp_event - Handle LLDP Change MIB event
4524 * @pf: board private structure
4525 * @e: event info posted on ARQ
4526 **/
4527static int i40e_handle_lldp_event(struct i40e_pf *pf,
4528 struct i40e_arq_event_info *e)
4529{
4530 struct i40e_aqc_lldp_get_mib *mib =
4531 (struct i40e_aqc_lldp_get_mib *)&e->desc.params.raw;
4532 struct i40e_hw *hw = &pf->hw;
4533 struct i40e_dcbx_config *dcbx_cfg = &hw->local_dcbx_config;
4534 struct i40e_dcbx_config tmp_dcbx_cfg;
4535 bool need_reconfig = false;
4536 int ret = 0;
4537 u8 type;
4538
4539 /* Ignore if event is not for Nearest Bridge */
4540 type = ((mib->type >> I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT)
4541 & I40E_AQ_LLDP_BRIDGE_TYPE_MASK);
4542 if (type != I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE)
4543 return ret;
4544
4545 /* Check MIB Type and return if event for Remote MIB update */
4546 type = mib->type & I40E_AQ_LLDP_MIB_TYPE_MASK;
4547 if (type == I40E_AQ_LLDP_MIB_REMOTE) {
4548 /* Update the remote cached instance and return */
4549 ret = i40e_aq_get_dcb_config(hw, I40E_AQ_LLDP_MIB_REMOTE,
4550 I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE,
4551 &hw->remote_dcbx_config);
4552 goto exit;
4553 }
4554
4555 /* Convert/store the DCBX data from LLDPDU temporarily */
4556 memset(&tmp_dcbx_cfg, 0, sizeof(tmp_dcbx_cfg));
4557 ret = i40e_lldp_to_dcb_config(e->msg_buf, &tmp_dcbx_cfg);
4558 if (ret) {
4559 /* Error in LLDPDU parsing return */
4560 dev_info(&pf->pdev->dev, "Failed parsing LLDPDU from event buffer\n");
4561 goto exit;
4562 }
4563
4564 /* No change detected in DCBX configs */
4565 if (!memcmp(&tmp_dcbx_cfg, dcbx_cfg, sizeof(tmp_dcbx_cfg))) {
69bfb110 4566 dev_dbg(&pf->pdev->dev, "No change detected in DCBX configuration.\n");
4e3b35b0
NP		 4567 goto exit;
4568 }
4569
4570 need_reconfig = i40e_dcb_need_reconfig(pf, dcbx_cfg, &tmp_dcbx_cfg);
4571
4572 i40e_dcbnl_flush_apps(pf, &tmp_dcbx_cfg);
4573
4574 /* Overwrite the new configuration */
4575 *dcbx_cfg = tmp_dcbx_cfg;
4576
4577 if (!need_reconfig)
4578 goto exit;
4579
4580 /* Reconfiguration needed quiesce all VSIs */
4581 i40e_pf_quiesce_all_vsi(pf);
4582
4583 /* Changes in configuration update VEB/VSI */
4584 i40e_dcb_reconfigure(pf);
4585
4586 i40e_pf_unquiesce_all_vsi(pf);
4587exit:
4588 return ret;
4589}
4590#endif /* CONFIG_I40E_DCB */
4591
23326186
ASJ		 4592/**
4593 * i40e_do_reset_safe - Protected reset path for userland calls.
4594 * @pf: board private structure
4595 * @reset_flags: which reset is requested
4596 *
4597 **/
4598void i40e_do_reset_safe(struct i40e_pf *pf, u32 reset_flags)
4599{
4600 rtnl_lock();
4601 i40e_do_reset(pf, reset_flags);
4602 rtnl_unlock();
4603}
4604
41c445ff
JB		 4605/**
4606 * i40e_handle_lan_overflow_event - Handler for LAN queue overflow event
4607 * @pf: board private structure
4608 * @e: event info posted on ARQ
4609 *
4610 * Handler for LAN Queue Overflow Event generated by the firmware for PF
4611 * and VF queues
4612 **/
4613static void i40e_handle_lan_overflow_event(struct i40e_pf *pf,
4614 struct i40e_arq_event_info *e)
4615{
4616 struct i40e_aqc_lan_overflow *data =
4617 (struct i40e_aqc_lan_overflow *)&e->desc.params.raw;
4618 u32 queue = le32_to_cpu(data->prtdcb_rupto);
4619 u32 qtx_ctl = le32_to_cpu(data->otx_ctl);
4620 struct i40e_hw *hw = &pf->hw;
4621 struct i40e_vf *vf;
4622 u16 vf_id;
4623
69bfb110
JB		 4624 dev_dbg(&pf->pdev->dev, "overflow Rx Queue Number = %d QTX_CTL=0x%08x\n",
4625 queue, qtx_ctl);
41c445ff
JB		 4626
4627 /* Queue belongs to VF, find the VF and issue VF reset */
4628 if (((qtx_ctl & I40E_QTX_CTL_PFVF_Q_MASK)
4629 >> I40E_QTX_CTL_PFVF_Q_SHIFT) == I40E_QTX_CTL_VF_QUEUE) {
4630 vf_id = (u16)((qtx_ctl & I40E_QTX_CTL_VFVM_INDX_MASK)
4631 >> I40E_QTX_CTL_VFVM_INDX_SHIFT);
4632 vf_id -= hw->func_caps.vf_base_id;
4633 vf = &pf->vf[vf_id];
4634 i40e_vc_notify_vf_reset(vf);
4635 /* Allow VF to process pending reset notification */
4636 msleep(20);
4637 i40e_reset_vf(vf, false);
4638 }
4639}
4640
4641/**
4642 * i40e_service_event_complete - Finish up the service event
4643 * @pf: board private structure
4644 **/
4645static void i40e_service_event_complete(struct i40e_pf *pf)
4646{
4647 BUG_ON(!test_bit(__I40E_SERVICE_SCHED, &pf->state));
4648
4649 /* flush memory to make sure state is correct before next watchog */
4650 smp_mb__before_clear_bit();
4651 clear_bit(__I40E_SERVICE_SCHED, &pf->state);
4652}
4653
55a5e60b
ASJ		 4654/**
4655 * i40e_get_current_fd_count - Get the count of FD filters programmed in the HW
4656 * @pf: board private structure
4657 **/
4658int i40e_get_current_fd_count(struct i40e_pf *pf)
4659{
4660 int val, fcnt_prog;
4661 val = rd32(&pf->hw, I40E_PFQF_FDSTAT);
4662 fcnt_prog = (val & I40E_PFQF_FDSTAT_GUARANT_CNT_MASK) +
4663 ((val & I40E_PFQF_FDSTAT_BEST_CNT_MASK) >>
4664 I40E_PFQF_FDSTAT_BEST_CNT_SHIFT);
4665 return fcnt_prog;
4666}
4667
4668/**
4669 * i40e_fdir_check_and_reenable - Function to reenabe FD ATR or SB if disabled
4670 * @pf: board private structure
4671 **/
4672void i40e_fdir_check_and_reenable(struct i40e_pf *pf)
4673{
4674 u32 fcnt_prog, fcnt_avail;
4675
4676 /* Check if, FD SB or ATR was auto disabled and if there is enough room
4677 * to re-enable
4678 */
4679 if ((pf->flags & I40E_FLAG_FD_ATR_ENABLED) &&
4680 (pf->flags & I40E_FLAG_FD_SB_ENABLED))
4681 return;
4682 fcnt_prog = i40e_get_current_fd_count(pf);
4683 fcnt_avail = pf->hw.fdir_shared_filter_count +
4684 pf->fdir_pf_filter_count;
4685 if (fcnt_prog < (fcnt_avail - I40E_FDIR_BUFFER_HEAD_ROOM)) {
4686 if ((pf->flags & I40E_FLAG_FD_SB_ENABLED) &&
4687 (pf->auto_disable_flags & I40E_FLAG_FD_SB_ENABLED)) {
4688 pf->auto_disable_flags &= ~I40E_FLAG_FD_SB_ENABLED;
4689 dev_info(&pf->pdev->dev, "FD Sideband/ntuple is being enabled since we have space in the table now\n");
4690 }
4691 }
4692 /* Wait for some more space to be available to turn on ATR */
4693 if (fcnt_prog < (fcnt_avail - I40E_FDIR_BUFFER_HEAD_ROOM * 2)) {
4694 if ((pf->flags & I40E_FLAG_FD_ATR_ENABLED) &&
4695 (pf->auto_disable_flags & I40E_FLAG_FD_ATR_ENABLED)) {
4696 pf->auto_disable_flags &= ~I40E_FLAG_FD_ATR_ENABLED;
4697 dev_info(&pf->pdev->dev, "ATR is being enabled since we have space in the table now\n");
4698 }
4699 }
4700}
4701
41c445ff
JB		 4702/**
4703 * i40e_fdir_reinit_subtask - Worker thread to reinit FDIR filter table
4704 * @pf: board private structure
4705 **/
4706static void i40e_fdir_reinit_subtask(struct i40e_pf *pf)
4707{
4708 if (!(pf->flags & I40E_FLAG_FDIR_REQUIRES_REINIT))
4709 return;
4710
41c445ff
JB		 4711 /* if interface is down do nothing */
4712 if (test_bit(__I40E_DOWN, &pf->state))
4713 return;
55a5e60b
ASJ		 4714 i40e_fdir_check_and_reenable(pf);
4715
4716 if ((pf->flags & I40E_FLAG_FD_ATR_ENABLED) &&
4717 (pf->flags & I40E_FLAG_FD_SB_ENABLED))
4718 pf->flags &= ~I40E_FLAG_FDIR_REQUIRES_REINIT;
41c445ff
JB		 4719}
4720
4721/**
4722 * i40e_vsi_link_event - notify VSI of a link event
4723 * @vsi: vsi to be notified
4724 * @link_up: link up or down
4725 **/
4726static void i40e_vsi_link_event(struct i40e_vsi *vsi, bool link_up)
4727{
4728 if (!vsi)
4729 return;
4730
4731 switch (vsi->type) {
4732 case I40E_VSI_MAIN:
4733 if (!vsi->netdev || !vsi->netdev_registered)
4734 break;
4735
4736 if (link_up) {
4737 netif_carrier_on(vsi->netdev);
4738 netif_tx_wake_all_queues(vsi->netdev);
4739 } else {
4740 netif_carrier_off(vsi->netdev);
4741 netif_tx_stop_all_queues(vsi->netdev);
4742 }
4743 break;
4744
4745 case I40E_VSI_SRIOV:
4746 break;
4747
4748 case I40E_VSI_VMDQ2:
4749 case I40E_VSI_CTRL:
4750 case I40E_VSI_MIRROR:
4751 default:
4752 /* there is no notification for other VSIs */
4753 break;
4754 }
4755}
4756
4757/**
4758 * i40e_veb_link_event - notify elements on the veb of a link event
4759 * @veb: veb to be notified
4760 * @link_up: link up or down
4761 **/
4762static void i40e_veb_link_event(struct i40e_veb *veb, bool link_up)
4763{
4764 struct i40e_pf *pf;
4765 int i;
4766
4767 if (!veb || !veb->pf)
4768 return;
4769 pf = veb->pf;
4770
4771 /* depth first... */
4772 for (i = 0; i < I40E_MAX_VEB; i++)
4773 if (pf->veb[i] && (pf->veb[i]->uplink_seid == veb->seid))
4774 i40e_veb_link_event(pf->veb[i], link_up);
4775
4776 /* ... now the local VSIs */
4777 for (i = 0; i < pf->hw.func_caps.num_vsis; i++)
4778 if (pf->vsi[i] && (pf->vsi[i]->uplink_seid == veb->seid))
4779 i40e_vsi_link_event(pf->vsi[i], link_up);
4780}
4781
4782/**
4783 * i40e_link_event - Update netif_carrier status
4784 * @pf: board private structure
4785 **/
4786static void i40e_link_event(struct i40e_pf *pf)
4787{
4788 bool new_link, old_link;
4789
4790 new_link = (pf->hw.phy.link_info.link_info & I40E_AQ_LINK_UP);
4791 old_link = (pf->hw.phy.link_info_old.link_info & I40E_AQ_LINK_UP);
4792
4793 if (new_link == old_link)
4794 return;
4795
6d779b41
AS		 4796 if (!test_bit(__I40E_DOWN, &pf->vsi[pf->lan_vsi]->state))
4797 netdev_info(pf->vsi[pf->lan_vsi]->netdev,
4798 "NIC Link is %s\n", (new_link ? "Up" : "Down"));
41c445ff
JB		 4799
4800 /* Notify the base of the switch tree connected to
4801 * the link. Floating VEBs are not notified.
4802 */
4803 if (pf->lan_veb != I40E_NO_VEB && pf->veb[pf->lan_veb])
4804 i40e_veb_link_event(pf->veb[pf->lan_veb], new_link);
4805 else
4806 i40e_vsi_link_event(pf->vsi[pf->lan_vsi], new_link);
4807
4808 if (pf->vf)
4809 i40e_vc_notify_link_state(pf);
beb0dff1
JK		 4810
4811 if (pf->flags & I40E_FLAG_PTP)
4812 i40e_ptp_set_increment(pf);
41c445ff
JB		 4813}
4814
4815/**
4816 * i40e_check_hang_subtask - Check for hung queues and dropped interrupts
4817 * @pf: board private structure
4818 *
4819 * Set the per-queue flags to request a check for stuck queues in the irq
4820 * clean functions, then force interrupts to be sure the irq clean is called.
4821 **/
4822static void i40e_check_hang_subtask(struct i40e_pf *pf)
4823{
4824 int i, v;
4825
4826 /* If we're down or resetting, just bail */
4827 if (test_bit(__I40E_CONFIG_BUSY, &pf->state))
4828 return;
4829
4830 /* for each VSI/netdev
4831 * for each Tx queue
4832 * set the check flag
4833 * for each q_vector
4834 * force an interrupt
4835 */
4836 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
4837 struct i40e_vsi *vsi = pf->vsi[v];
4838 int armed = 0;
4839
4840 if (!pf->vsi[v] ||
4841 test_bit(__I40E_DOWN, &vsi->state) ||
4842 (vsi->netdev && !netif_carrier_ok(vsi->netdev)))
4843 continue;
4844
4845 for (i = 0; i < vsi->num_queue_pairs; i++) {
9f65e15b 4846 set_check_for_tx_hang(vsi->tx_rings[i]);
41c445ff 4847 if (test_bit(__I40E_HANG_CHECK_ARMED,
9f65e15b 4848 &vsi->tx_rings[i]->state))
41c445ff
JB		 4849 armed++;
4850 }
4851
4852 if (armed) {
4853 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED)) {
4854 wr32(&vsi->back->hw, I40E_PFINT_DYN_CTL0,
4855 (I40E_PFINT_DYN_CTL0_INTENA_MASK |
4856 I40E_PFINT_DYN_CTL0_SWINT_TRIG_MASK));
4857 } else {
4858 u16 vec = vsi->base_vector - 1;
4859 u32 val = (I40E_PFINT_DYN_CTLN_INTENA_MASK |
4860 I40E_PFINT_DYN_CTLN_SWINT_TRIG_MASK);
4861 for (i = 0; i < vsi->num_q_vectors; i++, vec++)
4862 wr32(&vsi->back->hw,
4863 I40E_PFINT_DYN_CTLN(vec), val);
4864 }
4865 i40e_flush(&vsi->back->hw);
4866 }
4867 }
4868}
4869
4870/**
4871 * i40e_watchdog_subtask - Check and bring link up
4872 * @pf: board private structure
4873 **/
4874static void i40e_watchdog_subtask(struct i40e_pf *pf)
4875{
4876 int i;
4877
4878 /* if interface is down do nothing */
4879 if (test_bit(__I40E_DOWN, &pf->state) ||
4880 test_bit(__I40E_CONFIG_BUSY, &pf->state))
4881 return;
4882
4883 /* Update the stats for active netdevs so the network stack
4884 * can look at updated numbers whenever it cares to
4885 */
4886 for (i = 0; i < pf->hw.func_caps.num_vsis; i++)
4887 if (pf->vsi[i] && pf->vsi[i]->netdev)
4888 i40e_update_stats(pf->vsi[i]);
4889
4890 /* Update the stats for the active switching components */
4891 for (i = 0; i < I40E_MAX_VEB; i++)
4892 if (pf->veb[i])
4893 i40e_update_veb_stats(pf->veb[i]);
beb0dff1
JK		 4894
4895 i40e_ptp_rx_hang(pf->vsi[pf->lan_vsi]);
41c445ff
JB		 4896}
4897
4898/**
4899 * i40e_reset_subtask - Set up for resetting the device and driver
4900 * @pf: board private structure
4901 **/
4902static void i40e_reset_subtask(struct i40e_pf *pf)
4903{
4904 u32 reset_flags = 0;
4905
23326186 4906 rtnl_lock();
41c445ff
JB		 4907 if (test_bit(__I40E_REINIT_REQUESTED, &pf->state)) {
4908 reset_flags |= (1 << __I40E_REINIT_REQUESTED);
4909 clear_bit(__I40E_REINIT_REQUESTED, &pf->state);
4910 }
4911 if (test_bit(__I40E_PF_RESET_REQUESTED, &pf->state)) {
4912 reset_flags |= (1 << __I40E_PF_RESET_REQUESTED);
4913 clear_bit(__I40E_PF_RESET_REQUESTED, &pf->state);
4914 }
4915 if (test_bit(__I40E_CORE_RESET_REQUESTED, &pf->state)) {
4916 reset_flags |= (1 << __I40E_CORE_RESET_REQUESTED);
4917 clear_bit(__I40E_CORE_RESET_REQUESTED, &pf->state);
4918 }
4919 if (test_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state)) {
4920 reset_flags |= (1 << __I40E_GLOBAL_RESET_REQUESTED);
4921 clear_bit(__I40E_GLOBAL_RESET_REQUESTED, &pf->state);
4922 }
4923
4924 /* If there's a recovery already waiting, it takes
4925 * precedence before starting a new reset sequence.
4926 */
4927 if (test_bit(__I40E_RESET_INTR_RECEIVED, &pf->state)) {
4928 i40e_handle_reset_warning(pf);
23326186 4929 goto unlock;
41c445ff
JB		 4930 }
4931
4932 /* If we're already down or resetting, just bail */
4933 if (reset_flags &&
4934 !test_bit(__I40E_DOWN, &pf->state) &&
4935 !test_bit(__I40E_CONFIG_BUSY, &pf->state))
4936 i40e_do_reset(pf, reset_flags);
23326186
ASJ		 4937
4938unlock:
4939 rtnl_unlock();
41c445ff
JB		 4940}
4941
4942/**
4943 * i40e_handle_link_event - Handle link event
4944 * @pf: board private structure
4945 * @e: event info posted on ARQ
4946 **/
4947static void i40e_handle_link_event(struct i40e_pf *pf,
4948 struct i40e_arq_event_info *e)
4949{
4950 struct i40e_hw *hw = &pf->hw;
4951 struct i40e_aqc_get_link_status *status =
4952 (struct i40e_aqc_get_link_status *)&e->desc.params.raw;
4953 struct i40e_link_status *hw_link_info = &hw->phy.link_info;
4954
4955 /* save off old link status information */
4956 memcpy(&pf->hw.phy.link_info_old, hw_link_info,
4957 sizeof(pf->hw.phy.link_info_old));
4958
4959 /* update link status */
4960 hw_link_info->phy_type = (enum i40e_aq_phy_type)status->phy_type;
4961 hw_link_info->link_speed = (enum i40e_aq_link_speed)status->link_speed;
4962 hw_link_info->link_info = status->link_info;
4963 hw_link_info->an_info = status->an_info;
4964 hw_link_info->ext_info = status->ext_info;
4965 hw_link_info->lse_enable =
4966 le16_to_cpu(status->command_flags) &
4967 I40E_AQ_LSE_ENABLE;
4968
4969 /* process the event */
4970 i40e_link_event(pf);
4971
4972 /* Do a new status request to re-enable LSE reporting
4973 * and load new status information into the hw struct,
4974 * then see if the status changed while processing the
4975 * initial event.
4976 */
4977 i40e_aq_get_link_info(&pf->hw, true, NULL, NULL);
4978 i40e_link_event(pf);
4979}
4980
4981/**
4982 * i40e_clean_adminq_subtask - Clean the AdminQ rings
4983 * @pf: board private structure
4984 **/
4985static void i40e_clean_adminq_subtask(struct i40e_pf *pf)
4986{
4987 struct i40e_arq_event_info event;
4988 struct i40e_hw *hw = &pf->hw;
4989 u16 pending, i = 0;
4990 i40e_status ret;
4991 u16 opcode;
4992 u32 val;
4993
4994 if (!test_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state))
4995 return;
4996
3197ce22 4997 event.msg_size = I40E_MAX_AQ_BUF_SIZE;
41c445ff
JB		 4998 event.msg_buf = kzalloc(event.msg_size, GFP_KERNEL);
4999 if (!event.msg_buf)
5000 return;
5001
5002 do {
2f019123 5003 event.msg_size = I40E_MAX_AQ_BUF_SIZE; /* reinit each time */
41c445ff
JB		 5004 ret = i40e_clean_arq_element(hw, &event, &pending);
5005 if (ret == I40E_ERR_ADMIN_QUEUE_NO_WORK) {
5006 dev_info(&pf->pdev->dev, "No ARQ event found\n");
5007 break;
5008 } else if (ret) {
5009 dev_info(&pf->pdev->dev, "ARQ event error %d\n", ret);
5010 break;
5011 }
5012
5013 opcode = le16_to_cpu(event.desc.opcode);
5014 switch (opcode) {
5015
5016 case i40e_aqc_opc_get_link_status:
5017 i40e_handle_link_event(pf, &event);
5018 break;
5019 case i40e_aqc_opc_send_msg_to_pf:
5020 ret = i40e_vc_process_vf_msg(pf,
5021 le16_to_cpu(event.desc.retval),
5022 le32_to_cpu(event.desc.cookie_high),
5023 le32_to_cpu(event.desc.cookie_low),
5024 event.msg_buf,
5025 event.msg_size);
5026 break;
5027 case i40e_aqc_opc_lldp_update_mib:
69bfb110 5028 dev_dbg(&pf->pdev->dev, "ARQ: Update LLDP MIB event received\n");
4e3b35b0
NP		 5029#ifdef CONFIG_I40E_DCB
5030 rtnl_lock();
5031 ret = i40e_handle_lldp_event(pf, &event);
5032 rtnl_unlock();
5033#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 5034 break;
5035 case i40e_aqc_opc_event_lan_overflow:
69bfb110 5036 dev_dbg(&pf->pdev->dev, "ARQ LAN queue overflow event received\n");
41c445ff
JB		 5037 i40e_handle_lan_overflow_event(pf, &event);
5038 break;
0467bc91
SN		 5039 case i40e_aqc_opc_send_msg_to_peer:
5040 dev_info(&pf->pdev->dev, "ARQ: Msg from other pf\n");
5041 break;
41c445ff
JB		 5042 default:
5043 dev_info(&pf->pdev->dev,
0467bc91
SN		 5044 "ARQ Error: Unknown event 0x%04x received\n",
5045 opcode);
41c445ff
JB		 5046 break;
5047 }
5048 } while (pending && (i++ < pf->adminq_work_limit));
5049
5050 clear_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state);
5051 /* re-enable Admin queue interrupt cause */
5052 val = rd32(hw, I40E_PFINT_ICR0_ENA);
5053 val |= I40E_PFINT_ICR0_ENA_ADMINQ_MASK;
5054 wr32(hw, I40E_PFINT_ICR0_ENA, val);
5055 i40e_flush(hw);
5056
5057 kfree(event.msg_buf);
5058}
5059
5060/**
5061 * i40e_reconstitute_veb - rebuild the VEB and anything connected to it
5062 * @veb: pointer to the VEB instance
5063 *
5064 * This is a recursive function that first builds the attached VSIs then
5065 * recurses in to build the next layer of VEB. We track the connections
5066 * through our own index numbers because the seid's from the HW could
5067 * change across the reset.
5068 **/
5069static int i40e_reconstitute_veb(struct i40e_veb *veb)
5070{
5071 struct i40e_vsi *ctl_vsi = NULL;
5072 struct i40e_pf *pf = veb->pf;
5073 int v, veb_idx;
5074 int ret;
5075
5076 /* build VSI that owns this VEB, temporarily attached to base VEB */
5077 for (v = 0; v < pf->hw.func_caps.num_vsis && !ctl_vsi; v++) {
5078 if (pf->vsi[v] &&
5079 pf->vsi[v]->veb_idx == veb->idx &&
5080 pf->vsi[v]->flags & I40E_VSI_FLAG_VEB_OWNER) {
5081 ctl_vsi = pf->vsi[v];
5082 break;
5083 }
5084 }
5085 if (!ctl_vsi) {
5086 dev_info(&pf->pdev->dev,
5087 "missing owner VSI for veb_idx %d\n", veb->idx);
5088 ret = -ENOENT;
5089 goto end_reconstitute;
5090 }
5091 if (ctl_vsi != pf->vsi[pf->lan_vsi])
5092 ctl_vsi->uplink_seid = pf->vsi[pf->lan_vsi]->uplink_seid;
5093 ret = i40e_add_vsi(ctl_vsi);
5094 if (ret) {
5095 dev_info(&pf->pdev->dev,
5096 "rebuild of owner VSI failed: %d\n", ret);
5097 goto end_reconstitute;
5098 }
5099 i40e_vsi_reset_stats(ctl_vsi);
5100
5101 /* create the VEB in the switch and move the VSI onto the VEB */
5102 ret = i40e_add_veb(veb, ctl_vsi);
5103 if (ret)
5104 goto end_reconstitute;
5105
5106 /* create the remaining VSIs attached to this VEB */
5107 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
5108 if (!pf->vsi[v] || pf->vsi[v] == ctl_vsi)
5109 continue;
5110
5111 if (pf->vsi[v]->veb_idx == veb->idx) {
5112 struct i40e_vsi *vsi = pf->vsi[v];
5113 vsi->uplink_seid = veb->seid;
5114 ret = i40e_add_vsi(vsi);
5115 if (ret) {
5116 dev_info(&pf->pdev->dev,
5117 "rebuild of vsi_idx %d failed: %d\n",
5118 v, ret);
5119 goto end_reconstitute;
5120 }
5121 i40e_vsi_reset_stats(vsi);
5122 }
5123 }
5124
5125 /* create any VEBs attached to this VEB - RECURSION */
5126 for (veb_idx = 0; veb_idx < I40E_MAX_VEB; veb_idx++) {
5127 if (pf->veb[veb_idx] && pf->veb[veb_idx]->veb_idx == veb->idx) {
5128 pf->veb[veb_idx]->uplink_seid = veb->seid;
5129 ret = i40e_reconstitute_veb(pf->veb[veb_idx]);
5130 if (ret)
5131 break;
5132 }
5133 }
5134
5135end_reconstitute:
5136 return ret;
5137}
5138
5139/**
5140 * i40e_get_capabilities - get info about the HW
5141 * @pf: the PF struct
5142 **/
5143static int i40e_get_capabilities(struct i40e_pf *pf)
5144{
5145 struct i40e_aqc_list_capabilities_element_resp *cap_buf;
5146 u16 data_size;
5147 int buf_len;
5148 int err;
5149
5150 buf_len = 40 * sizeof(struct i40e_aqc_list_capabilities_element_resp);
5151 do {
5152 cap_buf = kzalloc(buf_len, GFP_KERNEL);
5153 if (!cap_buf)
5154 return -ENOMEM;
5155
5156 /* this loads the data into the hw struct for us */
5157 err = i40e_aq_discover_capabilities(&pf->hw, cap_buf, buf_len,
5158 &data_size,
5159 i40e_aqc_opc_list_func_capabilities,
5160 NULL);
5161 /* data loaded, buffer no longer needed */
5162 kfree(cap_buf);
5163
5164 if (pf->hw.aq.asq_last_status == I40E_AQ_RC_ENOMEM) {
5165 /* retry with a larger buffer */
5166 buf_len = data_size;
5167 } else if (pf->hw.aq.asq_last_status != I40E_AQ_RC_OK) {
5168 dev_info(&pf->pdev->dev,
5169 "capability discovery failed: aq=%d\n",
5170 pf->hw.aq.asq_last_status);
5171 return -ENODEV;
5172 }
5173 } while (err);
5174
d0b10249
JB		 5175 /* increment MSI-X count because current FW skips one */
5176 pf->hw.func_caps.num_msix_vectors++;
7134f9ce 5177
ac71b7ba
ASJ		 5178 if (((pf->hw.aq.fw_maj_ver == 2) && (pf->hw.aq.fw_min_ver < 22)) ||
5179 (pf->hw.aq.fw_maj_ver < 2)) {
5180 pf->hw.func_caps.num_msix_vectors++;
5181 pf->hw.func_caps.num_msix_vectors_vf++;
5182 }
5183
41c445ff
JB		 5184 if (pf->hw.debug_mask & I40E_DEBUG_USER)
5185 dev_info(&pf->pdev->dev,
5186 "pf=%d, num_vfs=%d, msix_pf=%d, msix_vf=%d, fd_g=%d, fd_b=%d, pf_max_q=%d num_vsi=%d\n",
5187 pf->hw.pf_id, pf->hw.func_caps.num_vfs,
5188 pf->hw.func_caps.num_msix_vectors,
5189 pf->hw.func_caps.num_msix_vectors_vf,
5190 pf->hw.func_caps.fd_filters_guaranteed,
5191 pf->hw.func_caps.fd_filters_best_effort,
5192 pf->hw.func_caps.num_tx_qp,
5193 pf->hw.func_caps.num_vsis);
5194
7134f9ce
JB		 5195#define DEF_NUM_VSI (1 + (pf->hw.func_caps.fcoe ? 1 : 0) \
5196 + pf->hw.func_caps.num_vfs)
5197 if (pf->hw.revision_id == 0 && (DEF_NUM_VSI > pf->hw.func_caps.num_vsis)) {
5198 dev_info(&pf->pdev->dev,
5199 "got num_vsis %d, setting num_vsis to %d\n",
5200 pf->hw.func_caps.num_vsis, DEF_NUM_VSI);
5201 pf->hw.func_caps.num_vsis = DEF_NUM_VSI;
5202 }
5203
41c445ff
JB		 5204 return 0;
5205}
5206
cbf61325
ASJ		 5207static int i40e_vsi_clear(struct i40e_vsi *vsi);
5208
41c445ff 5209/**
cbf61325 5210 * i40e_fdir_sb_setup - initialize the Flow Director resources for Sideband
41c445ff
JB		 5211 * @pf: board private structure
5212 **/
cbf61325 5213static void i40e_fdir_sb_setup(struct i40e_pf *pf)
41c445ff
JB		 5214{
5215 struct i40e_vsi *vsi;
5216 bool new_vsi = false;
5217 int err, i;
5218
cbf61325 5219 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
41c445ff
JB		 5220 return;
5221
cbf61325 5222 /* find existing VSI and see if it needs configuring */
41c445ff 5223 vsi = NULL;
cbf61325
ASJ		 5224 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
5225 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR) {
41c445ff 5226 vsi = pf->vsi[i];
cbf61325
ASJ		 5227 break;
5228 }
5229 }
5230
5231 /* create a new VSI if none exists */
41c445ff 5232 if (!vsi) {
cbf61325
ASJ		 5233 vsi = i40e_vsi_setup(pf, I40E_VSI_FDIR,
5234 pf->vsi[pf->lan_vsi]->seid, 0);
41c445ff
JB		 5235 if (!vsi) {
5236 dev_info(&pf->pdev->dev, "Couldn't create FDir VSI\n");
cbf61325 5237 goto err_vsi;
41c445ff
JB		 5238 }
5239 new_vsi = true;
5240 }
cbf61325 5241 i40e_vsi_setup_irqhandler(vsi, i40e_fdir_clean_ring);
41c445ff
JB		 5242
5243 err = i40e_vsi_setup_tx_resources(vsi);
cbf61325
ASJ		 5244 if (err)
5245 goto err_setup_tx;
5246 err = i40e_vsi_setup_rx_resources(vsi);
5247 if (err)
5248 goto err_setup_rx;
5249
5250 if (new_vsi) {
41c445ff 5251 char int_name[IFNAMSIZ + 9];
cbf61325
ASJ		 5252 err = i40e_vsi_configure(vsi);
5253 if (err)
5254 goto err_setup_rx;
41c445ff
JB		 5255 snprintf(int_name, sizeof(int_name) - 1, "%s-fdir",
5256 dev_driver_string(&pf->pdev->dev));
5257 err = i40e_vsi_request_irq(vsi, int_name);
cbf61325
ASJ		 5258 if (err)
5259 goto err_setup_rx;
41c445ff 5260 err = i40e_up_complete(vsi);
cbf61325
ASJ		 5261 if (err)
5262 goto err_up_complete;
17a73f6b 5263 clear_bit(__I40E_NEEDS_RESTART, &vsi->state);
cbf61325 5264 }
41c445ff 5265
cbf61325
ASJ		 5266 return;
5267
5268err_up_complete:
5269 i40e_down(vsi);
5270 i40e_vsi_free_irq(vsi);
5271err_setup_rx:
5272 i40e_vsi_free_rx_resources(vsi);
5273err_setup_tx:
5274 i40e_vsi_free_tx_resources(vsi);
5275err_vsi:
5276 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
5277 i40e_vsi_clear(vsi);
41c445ff
JB		 5278}
5279
5280/**
5281 * i40e_fdir_teardown - release the Flow Director resources
5282 * @pf: board private structure
5283 **/
5284static void i40e_fdir_teardown(struct i40e_pf *pf)
5285{
5286 int i;
5287
17a73f6b 5288 i40e_fdir_filter_exit(pf);
41c445ff
JB		 5289 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
5290 if (pf->vsi[i] && pf->vsi[i]->type == I40E_VSI_FDIR) {
5291 i40e_vsi_release(pf->vsi[i]);
5292 break;
5293 }
5294 }
5295}
5296
5297/**
f650a38b 5298 * i40e_prep_for_reset - prep for the core to reset
41c445ff
JB		 5299 * @pf: board private structure
5300 *
f650a38b
ASJ		 5301 * Close up the VFs and other things in prep for pf Reset.
5302 **/
5303static int i40e_prep_for_reset(struct i40e_pf *pf)
41c445ff 5304{
41c445ff
JB		 5305 struct i40e_hw *hw = &pf->hw;
5306 i40e_status ret;
5307 u32 v;
5308
5309 clear_bit(__I40E_RESET_INTR_RECEIVED, &pf->state);
5310 if (test_and_set_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state))
f650a38b 5311 return 0;
41c445ff 5312
69bfb110 5313 dev_dbg(&pf->pdev->dev, "Tearing down internal switch for reset\n");
41c445ff 5314
37f0be6d
ASJ		 5315 if (i40e_check_asq_alive(hw))
5316 i40e_vc_notify_reset(pf);
41c445ff
JB		 5317
5318 /* quiesce the VSIs and their queues that are not already DOWN */
5319 i40e_pf_quiesce_all_vsi(pf);
5320
5321 for (v = 0; v < pf->hw.func_caps.num_vsis; v++) {
5322 if (pf->vsi[v])
5323 pf->vsi[v]->seid = 0;
5324 }
5325
5326 i40e_shutdown_adminq(&pf->hw);
5327
f650a38b
ASJ		 5328 /* call shutdown HMC */
5329 ret = i40e_shutdown_lan_hmc(hw);
5330 if (ret) {
5331 dev_info(&pf->pdev->dev, "shutdown_lan_hmc failed: %d\n", ret);
5332 clear_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state);
5333 }
5334 return ret;
5335}
5336
5337/**
4dda12e6 5338 * i40e_reset_and_rebuild - reset and rebuild using a saved config
f650a38b 5339 * @pf: board private structure
bc7d338f 5340 * @reinit: if the Main VSI needs to re-initialized.
f650a38b 5341 **/
bc7d338f 5342static void i40e_reset_and_rebuild(struct i40e_pf *pf, bool reinit)
f650a38b
ASJ		 5343{
5344 struct i40e_driver_version dv;
5345 struct i40e_hw *hw = &pf->hw;
5346 i40e_status ret;
5347 u32 v;
5348
41c445ff
JB		 5349 /* Now we wait for GRST to settle out.
5350 * We don't have to delete the VEBs or VSIs from the hw switch
5351 * because the reset will make them disappear.
5352 */
5353 ret = i40e_pf_reset(hw);
5354 if (ret)
5355 dev_info(&pf->pdev->dev, "PF reset failed, %d\n", ret);
5356 pf->pfr_count++;
5357
5358 if (test_bit(__I40E_DOWN, &pf->state))
5359 goto end_core_reset;
69bfb110 5360 dev_dbg(&pf->pdev->dev, "Rebuilding internal switch\n");
41c445ff
JB		 5361
5362 /* rebuild the basics for the AdminQ, HMC, and initial HW switch */
5363 ret = i40e_init_adminq(&pf->hw);
5364 if (ret) {
5365 dev_info(&pf->pdev->dev, "Rebuild AdminQ failed, %d\n", ret);
5366 goto end_core_reset;
5367 }
5368
5369 ret = i40e_get_capabilities(pf);
5370 if (ret) {
5371 dev_info(&pf->pdev->dev, "i40e_get_capabilities failed, %d\n",
5372 ret);
5373 goto end_core_reset;
5374 }
5375
41c445ff
JB		 5376 ret = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp,
5377 hw->func_caps.num_rx_qp,
5378 pf->fcoe_hmc_cntx_num, pf->fcoe_hmc_filt_num);
5379 if (ret) {
5380 dev_info(&pf->pdev->dev, "init_lan_hmc failed: %d\n", ret);
5381 goto end_core_reset;
5382 }
5383 ret = i40e_configure_lan_hmc(hw, I40E_HMC_MODEL_DIRECT_ONLY);
5384 if (ret) {
5385 dev_info(&pf->pdev->dev, "configure_lan_hmc failed: %d\n", ret);
5386 goto end_core_reset;
5387 }
5388
4e3b35b0
NP		 5389#ifdef CONFIG_I40E_DCB
5390 ret = i40e_init_pf_dcb(pf);
5391 if (ret) {
5392 dev_info(&pf->pdev->dev, "init_pf_dcb failed: %d\n", ret);
5393 goto end_core_reset;
5394 }
5395#endif /* CONFIG_I40E_DCB */
5396
41c445ff 5397 /* do basic switch setup */
bc7d338f 5398 ret = i40e_setup_pf_switch(pf, reinit);
41c445ff
JB		 5399 if (ret)
5400 goto end_core_reset;
5401
5402 /* Rebuild the VSIs and VEBs that existed before reset.
5403 * They are still in our local switch element arrays, so only
5404 * need to rebuild the switch model in the HW.
5405 *
5406 * If there were VEBs but the reconstitution failed, we'll try
5407 * try to recover minimal use by getting the basic PF VSI working.
5408 */
5409 if (pf->vsi[pf->lan_vsi]->uplink_seid != pf->mac_seid) {
69bfb110 5410 dev_dbg(&pf->pdev->dev, "attempting to rebuild switch\n");
41c445ff
JB		 5411 /* find the one VEB connected to the MAC, and find orphans */
5412 for (v = 0; v < I40E_MAX_VEB; v++) {
5413 if (!pf->veb[v])
5414 continue;
5415
5416 if (pf->veb[v]->uplink_seid == pf->mac_seid ||
5417 pf->veb[v]->uplink_seid == 0) {
5418 ret = i40e_reconstitute_veb(pf->veb[v]);
5419
5420 if (!ret)
5421 continue;
5422
5423 /* If Main VEB failed, we're in deep doodoo,
5424 * so give up rebuilding the switch and set up
5425 * for minimal rebuild of PF VSI.
5426 * If orphan failed, we'll report the error
5427 * but try to keep going.
5428 */
5429 if (pf->veb[v]->uplink_seid == pf->mac_seid) {
5430 dev_info(&pf->pdev->dev,
5431 "rebuild of switch failed: %d, will try to set up simple PF connection\n",
5432 ret);
5433 pf->vsi[pf->lan_vsi]->uplink_seid
5434 = pf->mac_seid;
5435 break;
5436 } else if (pf->veb[v]->uplink_seid == 0) {
5437 dev_info(&pf->pdev->dev,
5438 "rebuild of orphan VEB failed: %d\n",
5439 ret);
5440 }
5441 }
5442 }
5443 }
5444
5445 if (pf->vsi[pf->lan_vsi]->uplink_seid == pf->mac_seid) {
5446 dev_info(&pf->pdev->dev, "attempting to rebuild PF VSI\n");
5447 /* no VEB, so rebuild only the Main VSI */
5448 ret = i40e_add_vsi(pf->vsi[pf->lan_vsi]);
5449 if (ret) {
5450 dev_info(&pf->pdev->dev,
5451 "rebuild of Main VSI failed: %d\n", ret);
5452 goto end_core_reset;
5453 }
5454 }
5455
5456 /* reinit the misc interrupt */
5457 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
5458 ret = i40e_setup_misc_vector(pf);
5459
5460 /* restart the VSIs that were rebuilt and running before the reset */
5461 i40e_pf_unquiesce_all_vsi(pf);
5462
69f64b2b
MW		 5463 if (pf->num_alloc_vfs) {
5464 for (v = 0; v < pf->num_alloc_vfs; v++)
5465 i40e_reset_vf(&pf->vf[v], true);
5466 }
5467
41c445ff
JB		 5468 /* tell the firmware that we're starting */
5469 dv.major_version = DRV_VERSION_MAJOR;
5470 dv.minor_version = DRV_VERSION_MINOR;
5471 dv.build_version = DRV_VERSION_BUILD;
5472 dv.subbuild_version = 0;
5473 i40e_aq_send_driver_version(&pf->hw, &dv, NULL);
5474
69bfb110 5475 dev_info(&pf->pdev->dev, "reset complete\n");
41c445ff
JB		 5476
5477end_core_reset:
5478 clear_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state);
5479}
5480
f650a38b
ASJ		 5481/**
5482 * i40e_handle_reset_warning - prep for the pf to reset, reset and rebuild
5483 * @pf: board private structure
5484 *
5485 * Close up the VFs and other things in prep for a Core Reset,
5486 * then get ready to rebuild the world.
5487 **/
5488static void i40e_handle_reset_warning(struct i40e_pf *pf)
5489{
5490 i40e_status ret;
5491
5492 ret = i40e_prep_for_reset(pf);
5493 if (!ret)
bc7d338f 5494 i40e_reset_and_rebuild(pf, false);
f650a38b
ASJ		 5495}
5496
41c445ff
JB		 5497/**
5498 * i40e_handle_mdd_event
5499 * @pf: pointer to the pf structure
5500 *
5501 * Called from the MDD irq handler to identify possibly malicious vfs
5502 **/
5503static void i40e_handle_mdd_event(struct i40e_pf *pf)
5504{
5505 struct i40e_hw *hw = &pf->hw;
5506 bool mdd_detected = false;
5507 struct i40e_vf *vf;
5508 u32 reg;
5509 int i;
5510
5511 if (!test_bit(__I40E_MDD_EVENT_PENDING, &pf->state))
5512 return;
5513
5514 /* find what triggered the MDD event */
5515 reg = rd32(hw, I40E_GL_MDET_TX);
5516 if (reg & I40E_GL_MDET_TX_VALID_MASK) {
5517 u8 func = (reg & I40E_GL_MDET_TX_FUNCTION_MASK)
5518 >> I40E_GL_MDET_TX_FUNCTION_SHIFT;
5519 u8 event = (reg & I40E_GL_MDET_TX_EVENT_SHIFT)
5520 >> I40E_GL_MDET_TX_EVENT_SHIFT;
5521 u8 queue = (reg & I40E_GL_MDET_TX_QUEUE_MASK)
5522 >> I40E_GL_MDET_TX_QUEUE_SHIFT;
5523 dev_info(&pf->pdev->dev,
f29eaa3d 5524 "Malicious Driver Detection event 0x%02x on TX queue %d of function 0x%02x\n",
41c445ff
JB		 5525 event, queue, func);
5526 wr32(hw, I40E_GL_MDET_TX, 0xffffffff);
5527 mdd_detected = true;
5528 }
5529 reg = rd32(hw, I40E_GL_MDET_RX);
5530 if (reg & I40E_GL_MDET_RX_VALID_MASK) {
5531 u8 func = (reg & I40E_GL_MDET_RX_FUNCTION_MASK)
5532 >> I40E_GL_MDET_RX_FUNCTION_SHIFT;
5533 u8 event = (reg & I40E_GL_MDET_RX_EVENT_SHIFT)
5534 >> I40E_GL_MDET_RX_EVENT_SHIFT;
5535 u8 queue = (reg & I40E_GL_MDET_RX_QUEUE_MASK)
5536 >> I40E_GL_MDET_RX_QUEUE_SHIFT;
5537 dev_info(&pf->pdev->dev,
f29eaa3d 5538 "Malicious Driver Detection event 0x%02x on RX queue %d of function 0x%02x\n",
41c445ff
JB		 5539 event, queue, func);
5540 wr32(hw, I40E_GL_MDET_RX, 0xffffffff);
5541 mdd_detected = true;
5542 }
5543
5544 /* see if one of the VFs needs its hand slapped */
5545 for (i = 0; i < pf->num_alloc_vfs && mdd_detected; i++) {
5546 vf = &(pf->vf[i]);
5547 reg = rd32(hw, I40E_VP_MDET_TX(i));
5548 if (reg & I40E_VP_MDET_TX_VALID_MASK) {
5549 wr32(hw, I40E_VP_MDET_TX(i), 0xFFFF);
5550 vf->num_mdd_events++;
5551 dev_info(&pf->pdev->dev, "MDD TX event on VF %d\n", i);
5552 }
5553
5554 reg = rd32(hw, I40E_VP_MDET_RX(i));
5555 if (reg & I40E_VP_MDET_RX_VALID_MASK) {
5556 wr32(hw, I40E_VP_MDET_RX(i), 0xFFFF);
5557 vf->num_mdd_events++;
5558 dev_info(&pf->pdev->dev, "MDD RX event on VF %d\n", i);
5559 }
5560
5561 if (vf->num_mdd_events > I40E_DEFAULT_NUM_MDD_EVENTS_ALLOWED) {
5562 dev_info(&pf->pdev->dev,
5563 "Too many MDD events on VF %d, disabled\n", i);
5564 dev_info(&pf->pdev->dev,
5565 "Use PF Control I/F to re-enable the VF\n");
5566 set_bit(I40E_VF_STAT_DISABLED, &vf->vf_states);
5567 }
5568 }
5569
5570 /* re-enable mdd interrupt cause */
5571 clear_bit(__I40E_MDD_EVENT_PENDING, &pf->state);
5572 reg = rd32(hw, I40E_PFINT_ICR0_ENA);
5573 reg |= I40E_PFINT_ICR0_ENA_MAL_DETECT_MASK;
5574 wr32(hw, I40E_PFINT_ICR0_ENA, reg);
5575 i40e_flush(hw);
5576}
5577
a1c9a9d9
JK		 5578#ifdef CONFIG_I40E_VXLAN
5579/**
5580 * i40e_sync_vxlan_filters_subtask - Sync the VSI filter list with HW
5581 * @pf: board private structure
5582 **/
5583static void i40e_sync_vxlan_filters_subtask(struct i40e_pf *pf)
5584{
5585 const int vxlan_hdr_qwords = 4;
5586 struct i40e_hw *hw = &pf->hw;
5587 i40e_status ret;
5588 u8 filter_index;
5589 __be16 port;
5590 int i;
5591
5592 if (!(pf->flags & I40E_FLAG_VXLAN_FILTER_SYNC))
5593 return;
5594
5595 pf->flags &= ~I40E_FLAG_VXLAN_FILTER_SYNC;
5596
5597 for (i = 0; i < I40E_MAX_PF_UDP_OFFLOAD_PORTS; i++) {
5598 if (pf->pending_vxlan_bitmap & (1 << i)) {
5599 pf->pending_vxlan_bitmap &= ~(1 << i);
5600 port = pf->vxlan_ports[i];
5601 ret = port ?
5602 i40e_aq_add_udp_tunnel(hw, ntohs(port),
5603 vxlan_hdr_qwords,
5604 I40E_AQC_TUNNEL_TYPE_VXLAN,
5605 &filter_index, NULL)
5606 : i40e_aq_del_udp_tunnel(hw, i, NULL);
5607
5608 if (ret) {
5609 dev_info(&pf->pdev->dev, "Failed to execute AQ command for %s port %d with index %d\n",
5610 port ? "adding" : "deleting",
5611 ntohs(port), port ? i : i);
5612
5613 pf->vxlan_ports[i] = 0;
5614 } else {
5615 dev_info(&pf->pdev->dev, "%s port %d with AQ command with index %d\n",
5616 port ? "Added" : "Deleted",
5617 ntohs(port), port ? i : filter_index);
5618 }
5619 }
5620 }
5621}
5622
5623#endif
41c445ff
JB		 5624/**
5625 * i40e_service_task - Run the driver's async subtasks
5626 * @work: pointer to work_struct containing our data
5627 **/
5628static void i40e_service_task(struct work_struct *work)
5629{
5630 struct i40e_pf *pf = container_of(work,
5631 struct i40e_pf,
5632 service_task);
5633 unsigned long start_time = jiffies;
5634
5635 i40e_reset_subtask(pf);
5636 i40e_handle_mdd_event(pf);
5637 i40e_vc_process_vflr_event(pf);
5638 i40e_watchdog_subtask(pf);
5639 i40e_fdir_reinit_subtask(pf);
5640 i40e_check_hang_subtask(pf);
5641 i40e_sync_filters_subtask(pf);
a1c9a9d9
JK		 5642#ifdef CONFIG_I40E_VXLAN
5643 i40e_sync_vxlan_filters_subtask(pf);
5644#endif
41c445ff
JB		 5645 i40e_clean_adminq_subtask(pf);
5646
5647 i40e_service_event_complete(pf);
5648
5649 /* If the tasks have taken longer than one timer cycle or there
5650 * is more work to be done, reschedule the service task now
5651 * rather than wait for the timer to tick again.
5652 */
5653 if (time_after(jiffies, (start_time + pf->service_timer_period)) ||
5654 test_bit(__I40E_ADMINQ_EVENT_PENDING, &pf->state) ||
5655 test_bit(__I40E_MDD_EVENT_PENDING, &pf->state) ||
5656 test_bit(__I40E_VFLR_EVENT_PENDING, &pf->state))
5657 i40e_service_event_schedule(pf);
5658}
5659
5660/**
5661 * i40e_service_timer - timer callback
5662 * @data: pointer to PF struct
5663 **/
5664static void i40e_service_timer(unsigned long data)
5665{
5666 struct i40e_pf *pf = (struct i40e_pf *)data;
5667
5668 mod_timer(&pf->service_timer,
5669 round_jiffies(jiffies + pf->service_timer_period));
5670 i40e_service_event_schedule(pf);
5671}
5672
5673/**
5674 * i40e_set_num_rings_in_vsi - Determine number of rings in the VSI
5675 * @vsi: the VSI being configured
5676 **/
5677static int i40e_set_num_rings_in_vsi(struct i40e_vsi *vsi)
5678{
5679 struct i40e_pf *pf = vsi->back;
5680
5681 switch (vsi->type) {
5682 case I40E_VSI_MAIN:
5683 vsi->alloc_queue_pairs = pf->num_lan_qps;
5684 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
5685 I40E_REQ_DESCRIPTOR_MULTIPLE);
5686 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
5687 vsi->num_q_vectors = pf->num_lan_msix;
5688 else
5689 vsi->num_q_vectors = 1;
5690
5691 break;
5692
5693 case I40E_VSI_FDIR:
5694 vsi->alloc_queue_pairs = 1;
5695 vsi->num_desc = ALIGN(I40E_FDIR_RING_COUNT,
5696 I40E_REQ_DESCRIPTOR_MULTIPLE);
5697 vsi->num_q_vectors = 1;
5698 break;
5699
5700 case I40E_VSI_VMDQ2:
5701 vsi->alloc_queue_pairs = pf->num_vmdq_qps;
5702 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
5703 I40E_REQ_DESCRIPTOR_MULTIPLE);
5704 vsi->num_q_vectors = pf->num_vmdq_msix;
5705 break;
5706
5707 case I40E_VSI_SRIOV:
5708 vsi->alloc_queue_pairs = pf->num_vf_qps;
5709 vsi->num_desc = ALIGN(I40E_DEFAULT_NUM_DESCRIPTORS,
5710 I40E_REQ_DESCRIPTOR_MULTIPLE);
5711 break;
5712
5713 default:
5714 WARN_ON(1);
5715 return -ENODATA;
5716 }
5717
5718 return 0;
5719}
5720
f650a38b
ASJ		 5721/**
5722 * i40e_vsi_alloc_arrays - Allocate queue and vector pointer arrays for the vsi
5723 * @type: VSI pointer
bc7d338f 5724 * @alloc_qvectors: a bool to specify if q_vectors need to be allocated.
f650a38b
ASJ		 5725 *
5726 * On error: returns error code (negative)
5727 * On success: returns 0
5728 **/
bc7d338f 5729static int i40e_vsi_alloc_arrays(struct i40e_vsi *vsi, bool alloc_qvectors)
f650a38b
ASJ		 5730{
5731 int size;
5732 int ret = 0;
5733
ac6c5e3d 5734 /* allocate memory for both Tx and Rx ring pointers */
f650a38b
ASJ		 5735 size = sizeof(struct i40e_ring *) * vsi->alloc_queue_pairs * 2;
5736 vsi->tx_rings = kzalloc(size, GFP_KERNEL);
5737 if (!vsi->tx_rings)
5738 return -ENOMEM;
f650a38b
ASJ		 5739 vsi->rx_rings = &vsi->tx_rings[vsi->alloc_queue_pairs];
5740
bc7d338f
ASJ		 5741 if (alloc_qvectors) {
5742 /* allocate memory for q_vector pointers */
5743 size = sizeof(struct i40e_q_vectors *) * vsi->num_q_vectors;
5744 vsi->q_vectors = kzalloc(size, GFP_KERNEL);
5745 if (!vsi->q_vectors) {
5746 ret = -ENOMEM;
5747 goto err_vectors;
5748 }
f650a38b
ASJ		 5749 }
5750 return ret;
5751
5752err_vectors:
5753 kfree(vsi->tx_rings);
5754 return ret;
5755}
5756
41c445ff
JB		 5757/**
5758 * i40e_vsi_mem_alloc - Allocates the next available struct vsi in the PF
5759 * @pf: board private structure
5760 * @type: type of VSI
5761 *
5762 * On error: returns error code (negative)
5763 * On success: returns vsi index in PF (positive)
5764 **/
5765static int i40e_vsi_mem_alloc(struct i40e_pf *pf, enum i40e_vsi_type type)
5766{
5767 int ret = -ENODEV;
5768 struct i40e_vsi *vsi;
5769 int vsi_idx;
5770 int i;
5771
5772 /* Need to protect the allocation of the VSIs at the PF level */
5773 mutex_lock(&pf->switch_mutex);
5774
5775 /* VSI list may be fragmented if VSI creation/destruction has
5776 * been happening. We can afford to do a quick scan to look
5777 * for any free VSIs in the list.
5778 *
5779 * find next empty vsi slot, looping back around if necessary
5780 */
5781 i = pf->next_vsi;
5782 while (i < pf->hw.func_caps.num_vsis && pf->vsi[i])
5783 i++;
5784 if (i >= pf->hw.func_caps.num_vsis) {
5785 i = 0;
5786 while (i < pf->next_vsi && pf->vsi[i])
5787 i++;
5788 }
5789
5790 if (i < pf->hw.func_caps.num_vsis && !pf->vsi[i]) {
5791 vsi_idx = i; /* Found one! */
5792 } else {
5793 ret = -ENODEV;
493fb300 5794 goto unlock_pf; /* out of VSI slots! */
41c445ff
JB		 5795 }
5796 pf->next_vsi = ++i;
5797
5798 vsi = kzalloc(sizeof(*vsi), GFP_KERNEL);
5799 if (!vsi) {
5800 ret = -ENOMEM;
493fb300 5801 goto unlock_pf;
41c445ff
JB		 5802 }
5803 vsi->type = type;
5804 vsi->back = pf;
5805 set_bit(__I40E_DOWN, &vsi->state);
5806 vsi->flags = 0;
5807 vsi->idx = vsi_idx;
5808 vsi->rx_itr_setting = pf->rx_itr_default;
5809 vsi->tx_itr_setting = pf->tx_itr_default;
5810 vsi->netdev_registered = false;
5811 vsi->work_limit = I40E_DEFAULT_IRQ_WORK;
5812 INIT_LIST_HEAD(&vsi->mac_filter_list);
5813
9f65e15b
AD		 5814 ret = i40e_set_num_rings_in_vsi(vsi);
5815 if (ret)
5816 goto err_rings;
5817
bc7d338f 5818 ret = i40e_vsi_alloc_arrays(vsi, true);
f650a38b 5819 if (ret)
9f65e15b 5820 goto err_rings;
493fb300 5821
41c445ff
JB		 5822 /* Setup default MSIX irq handler for VSI */
5823 i40e_vsi_setup_irqhandler(vsi, i40e_msix_clean_rings);
5824
5825 pf->vsi[vsi_idx] = vsi;
5826 ret = vsi_idx;
493fb300
AD		 5827 goto unlock_pf;
5828
9f65e15b 5829err_rings:
493fb300
AD		 5830 pf->next_vsi = i - 1;
5831 kfree(vsi);
5832unlock_pf:
41c445ff
JB		 5833 mutex_unlock(&pf->switch_mutex);
5834 return ret;
5835}
5836
f650a38b
ASJ		 5837/**
5838 * i40e_vsi_free_arrays - Free queue and vector pointer arrays for the VSI
5839 * @type: VSI pointer
bc7d338f 5840 * @free_qvectors: a bool to specify if q_vectors need to be freed.
f650a38b
ASJ		 5841 *
5842 * On error: returns error code (negative)
5843 * On success: returns 0
5844 **/
bc7d338f 5845static void i40e_vsi_free_arrays(struct i40e_vsi *vsi, bool free_qvectors)
f650a38b
ASJ		 5846{
5847 /* free the ring and vector containers */
bc7d338f
ASJ		 5848 if (free_qvectors) {
5849 kfree(vsi->q_vectors);
5850 vsi->q_vectors = NULL;
5851 }
f650a38b
ASJ		 5852 kfree(vsi->tx_rings);
5853 vsi->tx_rings = NULL;
5854 vsi->rx_rings = NULL;
5855}
5856
41c445ff
JB		 5857/**
5858 * i40e_vsi_clear - Deallocate the VSI provided
5859 * @vsi: the VSI being un-configured
5860 **/
5861static int i40e_vsi_clear(struct i40e_vsi *vsi)
5862{
5863 struct i40e_pf *pf;
5864
5865 if (!vsi)
5866 return 0;
5867
5868 if (!vsi->back)
5869 goto free_vsi;
5870 pf = vsi->back;
5871
5872 mutex_lock(&pf->switch_mutex);
5873 if (!pf->vsi[vsi->idx]) {
5874 dev_err(&pf->pdev->dev, "pf->vsi[%d] is NULL, just free vsi[%d](%p,type %d)\n",
5875 vsi->idx, vsi->idx, vsi, vsi->type);
5876 goto unlock_vsi;
5877 }
5878
5879 if (pf->vsi[vsi->idx] != vsi) {
5880 dev_err(&pf->pdev->dev,
5881 "pf->vsi[%d](%p, type %d) != vsi[%d](%p,type %d): no free!\n",
5882 pf->vsi[vsi->idx]->idx,
5883 pf->vsi[vsi->idx],
5884 pf->vsi[vsi->idx]->type,
5885 vsi->idx, vsi, vsi->type);
5886 goto unlock_vsi;
5887 }
5888
5889 /* updates the pf for this cleared vsi */
5890 i40e_put_lump(pf->qp_pile, vsi->base_queue, vsi->idx);
5891 i40e_put_lump(pf->irq_pile, vsi->base_vector, vsi->idx);
5892
bc7d338f 5893 i40e_vsi_free_arrays(vsi, true);
493fb300 5894
41c445ff
JB		 5895 pf->vsi[vsi->idx] = NULL;
5896 if (vsi->idx < pf->next_vsi)
5897 pf->next_vsi = vsi->idx;
5898
5899unlock_vsi:
5900 mutex_unlock(&pf->switch_mutex);
5901free_vsi:
5902 kfree(vsi);
5903
5904 return 0;
5905}
5906
9f65e15b
AD		 5907/**
5908 * i40e_vsi_clear_rings - Deallocates the Rx and Tx rings for the provided VSI
5909 * @vsi: the VSI being cleaned
5910 **/
be1d5eea 5911static void i40e_vsi_clear_rings(struct i40e_vsi *vsi)
9f65e15b
AD		 5912{
5913 int i;
5914
8e9dca53 5915 if (vsi->tx_rings && vsi->tx_rings[0]) {
d7397644 5916 for (i = 0; i < vsi->alloc_queue_pairs; i++) {
00403f04
MW		 5917 kfree_rcu(vsi->tx_rings[i], rcu);
5918 vsi->tx_rings[i] = NULL;
5919 vsi->rx_rings[i] = NULL;
5920 }
be1d5eea 5921 }
9f65e15b
AD		 5922}
5923
41c445ff
JB		 5924/**
5925 * i40e_alloc_rings - Allocates the Rx and Tx rings for the provided VSI
5926 * @vsi: the VSI being configured
5927 **/
5928static int i40e_alloc_rings(struct i40e_vsi *vsi)
5929{
5930 struct i40e_pf *pf = vsi->back;
41c445ff
JB		 5931 int i;
5932
41c445ff 5933 /* Set basic values in the rings to be used later during open() */
d7397644 5934 for (i = 0; i < vsi->alloc_queue_pairs; i++) {
9f65e15b
AD		 5935 struct i40e_ring *tx_ring;
5936 struct i40e_ring *rx_ring;
5937
ac6c5e3d 5938 /* allocate space for both Tx and Rx in one shot */
9f65e15b
AD		 5939 tx_ring = kzalloc(sizeof(struct i40e_ring) * 2, GFP_KERNEL);
5940 if (!tx_ring)
5941 goto err_out;
41c445ff
JB		 5942
5943 tx_ring->queue_index = i;
5944 tx_ring->reg_idx = vsi->base_queue + i;
5945 tx_ring->ring_active = false;
5946 tx_ring->vsi = vsi;
5947 tx_ring->netdev = vsi->netdev;
5948 tx_ring->dev = &pf->pdev->dev;
5949 tx_ring->count = vsi->num_desc;
5950 tx_ring->size = 0;
5951 tx_ring->dcb_tc = 0;
9f65e15b 5952 vsi->tx_rings[i] = tx_ring;
41c445ff 5953
9f65e15b 5954 rx_ring = &tx_ring[1];
41c445ff
JB		 5955 rx_ring->queue_index = i;
5956 rx_ring->reg_idx = vsi->base_queue + i;
5957 rx_ring->ring_active = false;
5958 rx_ring->vsi = vsi;
5959 rx_ring->netdev = vsi->netdev;
5960 rx_ring->dev = &pf->pdev->dev;
5961 rx_ring->count = vsi->num_desc;
5962 rx_ring->size = 0;
5963 rx_ring->dcb_tc = 0;
5964 if (pf->flags & I40E_FLAG_16BYTE_RX_DESC_ENABLED)
5965 set_ring_16byte_desc_enabled(rx_ring);
5966 else
5967 clear_ring_16byte_desc_enabled(rx_ring);
9f65e15b 5968 vsi->rx_rings[i] = rx_ring;
41c445ff
JB		 5969 }
5970
5971 return 0;
9f65e15b
AD		 5972
5973err_out:
5974 i40e_vsi_clear_rings(vsi);
5975 return -ENOMEM;
41c445ff
JB		 5976}
5977
5978/**
5979 * i40e_reserve_msix_vectors - Reserve MSI-X vectors in the kernel
5980 * @pf: board private structure
5981 * @vectors: the number of MSI-X vectors to request
5982 *
5983 * Returns the number of vectors reserved, or error
5984 **/
5985static int i40e_reserve_msix_vectors(struct i40e_pf *pf, int vectors)
5986{
7b37f376
AG		 5987 vectors = pci_enable_msix_range(pf->pdev, pf->msix_entries,
5988 I40E_MIN_MSIX, vectors);
5989 if (vectors < 0) {
41c445ff 5990 dev_info(&pf->pdev->dev,
7b37f376 5991 "MSI-X vector reservation failed: %d\n", vectors);
41c445ff
JB		 5992 vectors = 0;
5993 }
5994
7b37f376
AG		 5995 pf->num_msix_entries = vectors;
5996
41c445ff
JB		 5997 return vectors;
5998}
5999
6000/**
6001 * i40e_init_msix - Setup the MSIX capability
6002 * @pf: board private structure
6003 *
6004 * Work with the OS to set up the MSIX vectors needed.
6005 *
6006 * Returns 0 on success, negative on failure
6007 **/
6008static int i40e_init_msix(struct i40e_pf *pf)
6009{
6010 i40e_status err = 0;
6011 struct i40e_hw *hw = &pf->hw;
6012 int v_budget, i;
6013 int vec;
6014
6015 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED))
6016 return -ENODEV;
6017
6018 /* The number of vectors we'll request will be comprised of:
6019 * - Add 1 for "other" cause for Admin Queue events, etc.
6020 * - The number of LAN queue pairs
f8ff1464
ASJ		 6021 * - Queues being used for RSS.
6022 * We don't need as many as max_rss_size vectors.
6023 * use rss_size instead in the calculation since that
6024 * is governed by number of cpus in the system.
6025 * - assumes symmetric Tx/Rx pairing
41c445ff
JB		 6026 * - The number of VMDq pairs
6027 * Once we count this up, try the request.
6028 *
6029 * If we can't get what we want, we'll simplify to nearly nothing
6030 * and try again. If that still fails, we punt.
6031 */
f8ff1464 6032 pf->num_lan_msix = pf->num_lan_qps - (pf->rss_size_max - pf->rss_size);
41c445ff
JB		 6033 pf->num_vmdq_msix = pf->num_vmdq_qps;
6034 v_budget = 1 + pf->num_lan_msix;
6035 v_budget += (pf->num_vmdq_vsis * pf->num_vmdq_msix);
60ea5f83 6036 if (pf->flags & I40E_FLAG_FD_SB_ENABLED)
41c445ff
JB		 6037 v_budget++;
6038
6039 /* Scale down if necessary, and the rings will share vectors */
6040 v_budget = min_t(int, v_budget, hw->func_caps.num_msix_vectors);
6041
6042 pf->msix_entries = kcalloc(v_budget, sizeof(struct msix_entry),
6043 GFP_KERNEL);
6044 if (!pf->msix_entries)
6045 return -ENOMEM;
6046
6047 for (i = 0; i < v_budget; i++)
6048 pf->msix_entries[i].entry = i;
6049 vec = i40e_reserve_msix_vectors(pf, v_budget);
6050 if (vec < I40E_MIN_MSIX) {
6051 pf->flags &= ~I40E_FLAG_MSIX_ENABLED;
6052 kfree(pf->msix_entries);
6053 pf->msix_entries = NULL;
6054 return -ENODEV;
6055
6056 } else if (vec == I40E_MIN_MSIX) {
6057 /* Adjust for minimal MSIX use */
77fa28be 6058 dev_info(&pf->pdev->dev, "Features disabled, not enough MSI-X vectors\n");
41c445ff
JB		 6059 pf->flags &= ~I40E_FLAG_VMDQ_ENABLED;
6060 pf->num_vmdq_vsis = 0;
6061 pf->num_vmdq_qps = 0;
6062 pf->num_vmdq_msix = 0;
6063 pf->num_lan_qps = 1;
6064 pf->num_lan_msix = 1;
6065
6066 } else if (vec != v_budget) {
6067 /* Scale vector usage down */
6068 pf->num_vmdq_msix = 1; /* force VMDqs to only one vector */
6069 vec--; /* reserve the misc vector */
6070
6071 /* partition out the remaining vectors */
6072 switch (vec) {
6073 case 2:
6074 pf->num_vmdq_vsis = 1;
6075 pf->num_lan_msix = 1;
6076 break;
6077 case 3:
6078 pf->num_vmdq_vsis = 1;
6079 pf->num_lan_msix = 2;
6080 break;
6081 default:
6082 pf->num_lan_msix = min_t(int, (vec / 2),
6083 pf->num_lan_qps);
6084 pf->num_vmdq_vsis = min_t(int, (vec - pf->num_lan_msix),
6085 I40E_DEFAULT_NUM_VMDQ_VSI);
6086 break;
6087 }
6088 }
6089
6090 return err;
6091}
6092
493fb300
AD		 6093/**
6094 * i40e_alloc_q_vector - Allocate memory for a single interrupt vector
6095 * @vsi: the VSI being configured
6096 * @v_idx: index of the vector in the vsi struct
6097 *
6098 * We allocate one q_vector. If allocation fails we return -ENOMEM.
6099 **/
6100static int i40e_alloc_q_vector(struct i40e_vsi *vsi, int v_idx)
6101{
6102 struct i40e_q_vector *q_vector;
6103
6104 /* allocate q_vector */
6105 q_vector = kzalloc(sizeof(struct i40e_q_vector), GFP_KERNEL);
6106 if (!q_vector)
6107 return -ENOMEM;
6108
6109 q_vector->vsi = vsi;
6110 q_vector->v_idx = v_idx;
6111 cpumask_set_cpu(v_idx, &q_vector->affinity_mask);
6112 if (vsi->netdev)
6113 netif_napi_add(vsi->netdev, &q_vector->napi,
6114 i40e_napi_poll, vsi->work_limit);
6115
cd0b6fa6
AD		 6116 q_vector->rx.latency_range = I40E_LOW_LATENCY;
6117 q_vector->tx.latency_range = I40E_LOW_LATENCY;
6118
493fb300
AD		 6119 /* tie q_vector and vsi together */
6120 vsi->q_vectors[v_idx] = q_vector;
6121
6122 return 0;
6123}
6124
41c445ff
JB		 6125/**
6126 * i40e_alloc_q_vectors - Allocate memory for interrupt vectors
6127 * @vsi: the VSI being configured
6128 *
6129 * We allocate one q_vector per queue interrupt. If allocation fails we
6130 * return -ENOMEM.
6131 **/
6132static int i40e_alloc_q_vectors(struct i40e_vsi *vsi)
6133{
6134 struct i40e_pf *pf = vsi->back;
6135 int v_idx, num_q_vectors;
493fb300 6136 int err;
41c445ff
JB		 6137
6138 /* if not MSIX, give the one vector only to the LAN VSI */
6139 if (pf->flags & I40E_FLAG_MSIX_ENABLED)
6140 num_q_vectors = vsi->num_q_vectors;
6141 else if (vsi == pf->vsi[pf->lan_vsi])
6142 num_q_vectors = 1;
6143 else
6144 return -EINVAL;
6145
41c445ff 6146 for (v_idx = 0; v_idx < num_q_vectors; v_idx++) {
493fb300
AD		 6147 err = i40e_alloc_q_vector(vsi, v_idx);
6148 if (err)
6149 goto err_out;
41c445ff
JB		 6150 }
6151
6152 return 0;
493fb300
AD		 6153
6154err_out:
6155 while (v_idx--)
6156 i40e_free_q_vector(vsi, v_idx);
6157
6158 return err;
41c445ff
JB		 6159}
6160
6161/**
6162 * i40e_init_interrupt_scheme - Determine proper interrupt scheme
6163 * @pf: board private structure to initialize
6164 **/
6165static void i40e_init_interrupt_scheme(struct i40e_pf *pf)
6166{
6167 int err = 0;
6168
6169 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
6170 err = i40e_init_msix(pf);
6171 if (err) {
60ea5f83
JB		 6172 pf->flags &= ~(I40E_FLAG_MSIX_ENABLED |
6173 I40E_FLAG_RSS_ENABLED |
6174 I40E_FLAG_DCB_ENABLED |
6175 I40E_FLAG_SRIOV_ENABLED |
6176 I40E_FLAG_FD_SB_ENABLED |
6177 I40E_FLAG_FD_ATR_ENABLED |
6178 I40E_FLAG_VMDQ_ENABLED);
41c445ff
JB		 6179
6180 /* rework the queue expectations without MSIX */
6181 i40e_determine_queue_usage(pf);
6182 }
6183 }
6184
6185 if (!(pf->flags & I40E_FLAG_MSIX_ENABLED) &&
6186 (pf->flags & I40E_FLAG_MSI_ENABLED)) {
77fa28be 6187 dev_info(&pf->pdev->dev, "MSI-X not available, trying MSI\n");
41c445ff
JB		 6188 err = pci_enable_msi(pf->pdev);
6189 if (err) {
958a3e3b 6190 dev_info(&pf->pdev->dev, "MSI init failed - %d\n", err);
41c445ff
JB		 6191 pf->flags &= ~I40E_FLAG_MSI_ENABLED;
6192 }
6193 }
6194
958a3e3b 6195 if (!(pf->flags & (I40E_FLAG_MSIX_ENABLED | I40E_FLAG_MSI_ENABLED)))
77fa28be 6196 dev_info(&pf->pdev->dev, "MSI-X and MSI not available, falling back to Legacy IRQ\n");
958a3e3b 6197
41c445ff
JB		 6198 /* track first vector for misc interrupts */
6199 err = i40e_get_lump(pf, pf->irq_pile, 1, I40E_PILE_VALID_BIT-1);
6200}
6201
6202/**
6203 * i40e_setup_misc_vector - Setup the misc vector to handle non queue events
6204 * @pf: board private structure
6205 *
6206 * This sets up the handler for MSIX 0, which is used to manage the
6207 * non-queue interrupts, e.g. AdminQ and errors. This is not used
6208 * when in MSI or Legacy interrupt mode.
6209 **/
6210static int i40e_setup_misc_vector(struct i40e_pf *pf)
6211{
6212 struct i40e_hw *hw = &pf->hw;
6213 int err = 0;
6214
6215 /* Only request the irq if this is the first time through, and
6216 * not when we're rebuilding after a Reset
6217 */
6218 if (!test_bit(__I40E_RESET_RECOVERY_PENDING, &pf->state)) {
6219 err = request_irq(pf->msix_entries[0].vector,
6220 i40e_intr, 0, pf->misc_int_name, pf);
6221 if (err) {
6222 dev_info(&pf->pdev->dev,
77fa28be
CS		 6223 "request_irq for %s failed: %d\n",
6224 pf->misc_int_name, err);
41c445ff
JB		 6225 return -EFAULT;
6226 }
6227 }
6228
6229 i40e_enable_misc_int_causes(hw);
6230
6231 /* associate no queues to the misc vector */
6232 wr32(hw, I40E_PFINT_LNKLST0, I40E_QUEUE_END_OF_LIST);
6233 wr32(hw, I40E_PFINT_ITR0(I40E_RX_ITR), I40E_ITR_8K);
6234
6235 i40e_flush(hw);
6236
6237 i40e_irq_dynamic_enable_icr0(pf);
6238
6239 return err;
6240}
6241
6242/**
6243 * i40e_config_rss - Prepare for RSS if used
6244 * @pf: board private structure
6245 **/
6246static int i40e_config_rss(struct i40e_pf *pf)
6247{
41c445ff
JB		 6248 /* Set of random keys generated using kernel random number generator */
6249 static const u32 seed[I40E_PFQF_HKEY_MAX_INDEX + 1] = {0x41b01687,
6250 0x183cfd8c, 0xce880440, 0x580cbc3c, 0x35897377,
6251 0x328b25e1, 0x4fa98922, 0xb7d90c14, 0xd5bad70d,
6252 0xcd15a2c1, 0xe8580225, 0x4a1e9d11, 0xfe5731be};
4617e8c0
ASJ		 6253 struct i40e_hw *hw = &pf->hw;
6254 u32 lut = 0;
6255 int i, j;
6256 u64 hena;
41c445ff
JB		 6257
6258 /* Fill out hash function seed */
6259 for (i = 0; i <= I40E_PFQF_HKEY_MAX_INDEX; i++)
6260 wr32(hw, I40E_PFQF_HKEY(i), seed[i]);
6261
6262 /* By default we enable TCP/UDP with IPv4/IPv6 ptypes */
6263 hena = (u64)rd32(hw, I40E_PFQF_HENA(0)) |
6264 ((u64)rd32(hw, I40E_PFQF_HENA(1)) << 32);
12dc4fe3 6265 hena |= I40E_DEFAULT_RSS_HENA;
41c445ff
JB		 6266 wr32(hw, I40E_PFQF_HENA(0), (u32)hena);
6267 wr32(hw, I40E_PFQF_HENA(1), (u32)(hena >> 32));
6268
6269 /* Populate the LUT with max no. of queues in round robin fashion */
6270 for (i = 0, j = 0; i < pf->hw.func_caps.rss_table_size; i++, j++) {
6271
6272 /* The assumption is that lan qp count will be the highest
6273 * qp count for any PF VSI that needs RSS.
6274 * If multiple VSIs need RSS support, all the qp counts
6275 * for those VSIs should be a power of 2 for RSS to work.
6276 * If LAN VSI is the only consumer for RSS then this requirement
6277 * is not necessary.
6278 */
6279 if (j == pf->rss_size)
6280 j = 0;
6281 /* lut = 4-byte sliding window of 4 lut entries */
6282 lut = (lut << 8) | (j &
6283 ((0x1 << pf->hw.func_caps.rss_table_entry_width) - 1));
6284 /* On i = 3, we have 4 entries in lut; write to the register */
6285 if ((i & 3) == 3)
6286 wr32(hw, I40E_PFQF_HLUT(i >> 2), lut);
6287 }
6288 i40e_flush(hw);
6289
6290 return 0;
6291}
6292
f8ff1464
ASJ		 6293/**
6294 * i40e_reconfig_rss_queues - change number of queues for rss and rebuild
6295 * @pf: board private structure
6296 * @queue_count: the requested queue count for rss.
6297 *
6298 * returns 0 if rss is not enabled, if enabled returns the final rss queue
6299 * count which may be different from the requested queue count.
6300 **/
6301int i40e_reconfig_rss_queues(struct i40e_pf *pf, int queue_count)
6302{
6303 if (!(pf->flags & I40E_FLAG_RSS_ENABLED))
6304 return 0;
6305
6306 queue_count = min_t(int, queue_count, pf->rss_size_max);
6307 queue_count = rounddown_pow_of_two(queue_count);
6308
6309 if (queue_count != pf->rss_size) {
f8ff1464
ASJ		 6310 i40e_prep_for_reset(pf);
6311
f8ff1464
ASJ		 6312 pf->rss_size = queue_count;
6313
6314 i40e_reset_and_rebuild(pf, true);
6315 i40e_config_rss(pf);
6316 }
6317 dev_info(&pf->pdev->dev, "RSS count: %d\n", pf->rss_size);
6318 return pf->rss_size;
6319}
6320
41c445ff
JB		 6321/**
6322 * i40e_sw_init - Initialize general software structures (struct i40e_pf)
6323 * @pf: board private structure to initialize
6324 *
6325 * i40e_sw_init initializes the Adapter private data structure.
6326 * Fields are initialized based on PCI device information and
6327 * OS network device settings (MTU size).
6328 **/
6329static int i40e_sw_init(struct i40e_pf *pf)
6330{
6331 int err = 0;
6332 int size;
6333
6334 pf->msg_enable = netif_msg_init(I40E_DEFAULT_MSG_ENABLE,
6335 (NETIF_MSG_DRV|NETIF_MSG_PROBE|NETIF_MSG_LINK));
2759997b 6336 pf->hw.debug_mask = pf->msg_enable | I40E_DEBUG_DIAG;
41c445ff
JB		 6337 if (debug != -1 && debug != I40E_DEFAULT_MSG_ENABLE) {
6338 if (I40E_DEBUG_USER & debug)
6339 pf->hw.debug_mask = debug;
6340 pf->msg_enable = netif_msg_init((debug & ~I40E_DEBUG_USER),
6341 I40E_DEFAULT_MSG_ENABLE);
6342 }
6343
6344 /* Set default capability flags */
6345 pf->flags = I40E_FLAG_RX_CSUM_ENABLED |
6346 I40E_FLAG_MSI_ENABLED |
6347 I40E_FLAG_MSIX_ENABLED |
41c445ff
JB		 6348 I40E_FLAG_RX_1BUF_ENABLED;
6349
7134f9ce
JB		 6350 /* Depending on PF configurations, it is possible that the RSS
6351 * maximum might end up larger than the available queues
6352 */
41c445ff 6353 pf->rss_size_max = 0x1 << pf->hw.func_caps.rss_table_entry_width;
7134f9ce
JB		 6354 pf->rss_size_max = min_t(int, pf->rss_size_max,
6355 pf->hw.func_caps.num_tx_qp);
41c445ff
JB		 6356 if (pf->hw.func_caps.rss) {
6357 pf->flags |= I40E_FLAG_RSS_ENABLED;
bf051a3b 6358 pf->rss_size = min_t(int, pf->rss_size_max, num_online_cpus());
cbf61325 6359 pf->rss_size = rounddown_pow_of_two(pf->rss_size);
41c445ff
JB		 6360 } else {
6361 pf->rss_size = 1;
6362 }
6363
2050bc65
CS		 6364 /* MFP mode enabled */
6365 if (pf->hw.func_caps.npar_enable || pf->hw.func_caps.mfp_mode_1) {
6366 pf->flags |= I40E_FLAG_MFP_ENABLED;
6367 dev_info(&pf->pdev->dev, "MFP mode Enabled\n");
6368 }
6369
cbf61325
ASJ		 6370 /* FW/NVM is not yet fixed in this regard */
6371 if ((pf->hw.func_caps.fd_filters_guaranteed > 0) ||
6372 (pf->hw.func_caps.fd_filters_best_effort > 0)) {
6373 pf->flags |= I40E_FLAG_FD_ATR_ENABLED;
6374 pf->atr_sample_rate = I40E_DEFAULT_ATR_SAMPLE_RATE;
cbf61325 6375 if (!(pf->flags & I40E_FLAG_MFP_ENABLED)) {
60ea5f83 6376 pf->flags |= I40E_FLAG_FD_SB_ENABLED;
cbf61325
ASJ		 6377 } else {
6378 dev_info(&pf->pdev->dev,
6379 "Flow Director Side Band mode Disabled in MFP mode\n");
41c445ff 6380 }
cbf61325
ASJ		 6381 pf->fdir_pf_filter_count =
6382 pf->hw.func_caps.fd_filters_guaranteed;
6383 pf->hw.fdir_shared_filter_count =
6384 pf->hw.func_caps.fd_filters_best_effort;
41c445ff
JB		 6385 }
6386
6387 if (pf->hw.func_caps.vmdq) {
6388 pf->flags |= I40E_FLAG_VMDQ_ENABLED;
6389 pf->num_vmdq_vsis = I40E_DEFAULT_NUM_VMDQ_VSI;
6390 pf->num_vmdq_qps = I40E_DEFAULT_QUEUES_PER_VMDQ;
6391 }
6392
41c445ff
JB		 6393#ifdef CONFIG_PCI_IOV
6394 if (pf->hw.func_caps.num_vfs) {
6395 pf->num_vf_qps = I40E_DEFAULT_QUEUES_PER_VF;
6396 pf->flags |= I40E_FLAG_SRIOV_ENABLED;
6397 pf->num_req_vfs = min_t(int,
6398 pf->hw.func_caps.num_vfs,
6399 I40E_MAX_VF_COUNT);
6400 }
6401#endif /* CONFIG_PCI_IOV */
6402 pf->eeprom_version = 0xDEAD;
6403 pf->lan_veb = I40E_NO_VEB;
6404 pf->lan_vsi = I40E_NO_VSI;
6405
6406 /* set up queue assignment tracking */
6407 size = sizeof(struct i40e_lump_tracking)
6408 + (sizeof(u16) * pf->hw.func_caps.num_tx_qp);
6409 pf->qp_pile = kzalloc(size, GFP_KERNEL);
6410 if (!pf->qp_pile) {
6411 err = -ENOMEM;
6412 goto sw_init_done;
6413 }
6414 pf->qp_pile->num_entries = pf->hw.func_caps.num_tx_qp;
6415 pf->qp_pile->search_hint = 0;
6416
6417 /* set up vector assignment tracking */
6418 size = sizeof(struct i40e_lump_tracking)
6419 + (sizeof(u16) * pf->hw.func_caps.num_msix_vectors);
6420 pf->irq_pile = kzalloc(size, GFP_KERNEL);
6421 if (!pf->irq_pile) {
6422 kfree(pf->qp_pile);
6423 err = -ENOMEM;
6424 goto sw_init_done;
6425 }
6426 pf->irq_pile->num_entries = pf->hw.func_caps.num_msix_vectors;
6427 pf->irq_pile->search_hint = 0;
6428
6429 mutex_init(&pf->switch_mutex);
6430
6431sw_init_done:
6432 return err;
6433}
6434
7c3c288b
ASJ		 6435/**
6436 * i40e_set_ntuple - set the ntuple feature flag and take action
6437 * @pf: board private structure to initialize
6438 * @features: the feature set that the stack is suggesting
6439 *
6440 * returns a bool to indicate if reset needs to happen
6441 **/
6442bool i40e_set_ntuple(struct i40e_pf *pf, netdev_features_t features)
6443{
6444 bool need_reset = false;
6445
6446 /* Check if Flow Director n-tuple support was enabled or disabled. If
6447 * the state changed, we need to reset.
6448 */
6449 if (features & NETIF_F_NTUPLE) {
6450 /* Enable filters and mark for reset */
6451 if (!(pf->flags & I40E_FLAG_FD_SB_ENABLED))
6452 need_reset = true;
6453 pf->flags |= I40E_FLAG_FD_SB_ENABLED;
6454 } else {
6455 /* turn off filters, mark for reset and clear SW filter list */
6456 if (pf->flags & I40E_FLAG_FD_SB_ENABLED) {
6457 need_reset = true;
6458 i40e_fdir_filter_exit(pf);
6459 }
6460 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
6461 /* if ATR was disabled it can be re-enabled. */
6462 if (!(pf->flags & I40E_FLAG_FD_ATR_ENABLED))
6463 pf->flags |= I40E_FLAG_FD_ATR_ENABLED;
6464 }
6465 return need_reset;
6466}
6467
41c445ff
JB		 6468/**
6469 * i40e_set_features - set the netdev feature flags
6470 * @netdev: ptr to the netdev being adjusted
6471 * @features: the feature set that the stack is suggesting
6472 **/
6473static int i40e_set_features(struct net_device *netdev,
6474 netdev_features_t features)
6475{
6476 struct i40e_netdev_priv *np = netdev_priv(netdev);
6477 struct i40e_vsi *vsi = np->vsi;
7c3c288b
ASJ		 6478 struct i40e_pf *pf = vsi->back;
6479 bool need_reset;
41c445ff
JB		 6480
6481 if (features & NETIF_F_HW_VLAN_CTAG_RX)
6482 i40e_vlan_stripping_enable(vsi);
6483 else
6484 i40e_vlan_stripping_disable(vsi);
6485
7c3c288b
ASJ		 6486 need_reset = i40e_set_ntuple(pf, features);
6487
6488 if (need_reset)
6489 i40e_do_reset(pf, (1 << __I40E_PF_RESET_REQUESTED));
6490
41c445ff
JB		 6491 return 0;
6492}
6493
a1c9a9d9
JK		 6494#ifdef CONFIG_I40E_VXLAN
6495/**
6496 * i40e_get_vxlan_port_idx - Lookup a possibly offloaded for Rx UDP port
6497 * @pf: board private structure
6498 * @port: The UDP port to look up
6499 *
6500 * Returns the index number or I40E_MAX_PF_UDP_OFFLOAD_PORTS if port not found
6501 **/
6502static u8 i40e_get_vxlan_port_idx(struct i40e_pf *pf, __be16 port)
6503{
6504 u8 i;
6505
6506 for (i = 0; i < I40E_MAX_PF_UDP_OFFLOAD_PORTS; i++) {
6507 if (pf->vxlan_ports[i] == port)
6508 return i;
6509 }
6510
6511 return i;
6512}
6513
6514/**
6515 * i40e_add_vxlan_port - Get notifications about VXLAN ports that come up
6516 * @netdev: This physical port's netdev
6517 * @sa_family: Socket Family that VXLAN is notifying us about
6518 * @port: New UDP port number that VXLAN started listening to
6519 **/
6520static void i40e_add_vxlan_port(struct net_device *netdev,
6521 sa_family_t sa_family, __be16 port)
6522{
6523 struct i40e_netdev_priv *np = netdev_priv(netdev);
6524 struct i40e_vsi *vsi = np->vsi;
6525 struct i40e_pf *pf = vsi->back;
6526 u8 next_idx;
6527 u8 idx;
6528
6529 if (sa_family == AF_INET6)
6530 return;
6531
6532 idx = i40e_get_vxlan_port_idx(pf, port);
6533
6534 /* Check if port already exists */
6535 if (idx < I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
6536 netdev_info(netdev, "Port %d already offloaded\n", ntohs(port));
6537 return;
6538 }
6539
6540 /* Now check if there is space to add the new port */
6541 next_idx = i40e_get_vxlan_port_idx(pf, 0);
6542
6543 if (next_idx == I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
6544 netdev_info(netdev, "Maximum number of UDP ports reached, not adding port %d\n",
6545 ntohs(port));
6546 return;
6547 }
6548
6549 /* New port: add it and mark its index in the bitmap */
6550 pf->vxlan_ports[next_idx] = port;
6551 pf->pending_vxlan_bitmap |= (1 << next_idx);
6552
6553 pf->flags |= I40E_FLAG_VXLAN_FILTER_SYNC;
6554}
6555
6556/**
6557 * i40e_del_vxlan_port - Get notifications about VXLAN ports that go away
6558 * @netdev: This physical port's netdev
6559 * @sa_family: Socket Family that VXLAN is notifying us about
6560 * @port: UDP port number that VXLAN stopped listening to
6561 **/
6562static void i40e_del_vxlan_port(struct net_device *netdev,
6563 sa_family_t sa_family, __be16 port)
6564{
6565 struct i40e_netdev_priv *np = netdev_priv(netdev);
6566 struct i40e_vsi *vsi = np->vsi;
6567 struct i40e_pf *pf = vsi->back;
6568 u8 idx;
6569
6570 if (sa_family == AF_INET6)
6571 return;
6572
6573 idx = i40e_get_vxlan_port_idx(pf, port);
6574
6575 /* Check if port already exists */
6576 if (idx < I40E_MAX_PF_UDP_OFFLOAD_PORTS) {
6577 /* if port exists, set it to 0 (mark for deletion)
6578 * and make it pending
6579 */
6580 pf->vxlan_ports[idx] = 0;
6581
6582 pf->pending_vxlan_bitmap |= (1 << idx);
6583
6584 pf->flags |= I40E_FLAG_VXLAN_FILTER_SYNC;
6585 } else {
6586 netdev_warn(netdev, "Port %d was not found, not deleting\n",
6587 ntohs(port));
6588 }
6589}
6590
6591#endif
41c445ff
JB		 6592static const struct net_device_ops i40e_netdev_ops = {
6593 .ndo_open = i40e_open,
6594 .ndo_stop = i40e_close,
6595 .ndo_start_xmit = i40e_lan_xmit_frame,
6596 .ndo_get_stats64 = i40e_get_netdev_stats_struct,
6597 .ndo_set_rx_mode = i40e_set_rx_mode,
6598 .ndo_validate_addr = eth_validate_addr,
6599 .ndo_set_mac_address = i40e_set_mac,
6600 .ndo_change_mtu = i40e_change_mtu,
beb0dff1 6601 .ndo_do_ioctl = i40e_ioctl,
41c445ff
JB		 6602 .ndo_tx_timeout = i40e_tx_timeout,
6603 .ndo_vlan_rx_add_vid = i40e_vlan_rx_add_vid,
6604 .ndo_vlan_rx_kill_vid = i40e_vlan_rx_kill_vid,
6605#ifdef CONFIG_NET_POLL_CONTROLLER
6606 .ndo_poll_controller = i40e_netpoll,
6607#endif
6608 .ndo_setup_tc = i40e_setup_tc,
6609 .ndo_set_features = i40e_set_features,
6610 .ndo_set_vf_mac = i40e_ndo_set_vf_mac,
6611 .ndo_set_vf_vlan = i40e_ndo_set_vf_port_vlan,
6612 .ndo_set_vf_tx_rate = i40e_ndo_set_vf_bw,
6613 .ndo_get_vf_config = i40e_ndo_get_vf_config,
588aefa0 6614 .ndo_set_vf_link_state = i40e_ndo_set_vf_link_state,
a1c9a9d9
JK		 6615#ifdef CONFIG_I40E_VXLAN
6616 .ndo_add_vxlan_port = i40e_add_vxlan_port,
6617 .ndo_del_vxlan_port = i40e_del_vxlan_port,
6618#endif
41c445ff
JB		 6619};
6620
6621/**
6622 * i40e_config_netdev - Setup the netdev flags
6623 * @vsi: the VSI being configured
6624 *
6625 * Returns 0 on success, negative value on failure
6626 **/
6627static int i40e_config_netdev(struct i40e_vsi *vsi)
6628{
1a10370a 6629 u8 brdcast[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
41c445ff
JB		 6630 struct i40e_pf *pf = vsi->back;
6631 struct i40e_hw *hw = &pf->hw;
6632 struct i40e_netdev_priv *np;
6633 struct net_device *netdev;
6634 u8 mac_addr[ETH_ALEN];
6635 int etherdev_size;
6636
6637 etherdev_size = sizeof(struct i40e_netdev_priv);
f8ff1464 6638 netdev = alloc_etherdev_mq(etherdev_size, vsi->alloc_queue_pairs);
41c445ff
JB		 6639 if (!netdev)
6640 return -ENOMEM;
6641
6642 vsi->netdev = netdev;
6643 np = netdev_priv(netdev);
6644 np->vsi = vsi;
6645
d70e941b 6646 netdev->hw_enc_features |= NETIF_F_IP_CSUM |
41c445ff 6647 NETIF_F_GSO_UDP_TUNNEL |
d70e941b 6648 NETIF_F_TSO;
41c445ff
JB		 6649
6650 netdev->features = NETIF_F_SG |
6651 NETIF_F_IP_CSUM |
6652 NETIF_F_SCTP_CSUM |
6653 NETIF_F_HIGHDMA |
6654 NETIF_F_GSO_UDP_TUNNEL |
6655 NETIF_F_HW_VLAN_CTAG_TX |
6656 NETIF_F_HW_VLAN_CTAG_RX |
6657 NETIF_F_HW_VLAN_CTAG_FILTER |
6658 NETIF_F_IPV6_CSUM |
6659 NETIF_F_TSO |
6660 NETIF_F_TSO6 |
6661 NETIF_F_RXCSUM |
7c3c288b 6662 NETIF_F_NTUPLE |
41c445ff
JB		 6663 NETIF_F_RXHASH |
6664 0;
6665
6666 /* copy netdev features into list of user selectable features */
6667 netdev->hw_features |= netdev->features;
6668
6669 if (vsi->type == I40E_VSI_MAIN) {
6670 SET_NETDEV_DEV(netdev, &pf->pdev->dev);
6671 memcpy(mac_addr, hw->mac.perm_addr, ETH_ALEN);
6672 } else {
6673 /* relate the VSI_VMDQ name to the VSI_MAIN name */
6674 snprintf(netdev->name, IFNAMSIZ, "%sv%%d",
6675 pf->vsi[pf->lan_vsi]->netdev->name);
6676 random_ether_addr(mac_addr);
6677 i40e_add_filter(vsi, mac_addr, I40E_VLAN_ANY, false, false);
6678 }
1a10370a 6679 i40e_add_filter(vsi, brdcast, I40E_VLAN_ANY, false, false);
41c445ff
JB		 6680
6681 memcpy(netdev->dev_addr, mac_addr, ETH_ALEN);
6682 memcpy(netdev->perm_addr, mac_addr, ETH_ALEN);
6683 /* vlan gets same features (except vlan offload)
6684 * after any tweaks for specific VSI types
6685 */
6686 netdev->vlan_features = netdev->features & ~(NETIF_F_HW_VLAN_CTAG_TX |
6687 NETIF_F_HW_VLAN_CTAG_RX |
6688 NETIF_F_HW_VLAN_CTAG_FILTER);
6689 netdev->priv_flags |= IFF_UNICAST_FLT;
6690 netdev->priv_flags |= IFF_SUPP_NOFCS;
6691 /* Setup netdev TC information */
6692 i40e_vsi_config_netdev_tc(vsi, vsi->tc_config.enabled_tc);
6693
6694 netdev->netdev_ops = &i40e_netdev_ops;
6695 netdev->watchdog_timeo = 5 * HZ;
6696 i40e_set_ethtool_ops(netdev);
6697
6698 return 0;
6699}
6700
6701/**
6702 * i40e_vsi_delete - Delete a VSI from the switch
6703 * @vsi: the VSI being removed
6704 *
6705 * Returns 0 on success, negative value on failure
6706 **/
6707static void i40e_vsi_delete(struct i40e_vsi *vsi)
6708{
6709 /* remove default VSI is not allowed */
6710 if (vsi == vsi->back->vsi[vsi->back->lan_vsi])
6711 return;
6712
41c445ff
JB		 6713 i40e_aq_delete_element(&vsi->back->hw, vsi->seid, NULL);
6714 return;
6715}
6716
6717/**
6718 * i40e_add_vsi - Add a VSI to the switch
6719 * @vsi: the VSI being configured
6720 *
6721 * This initializes a VSI context depending on the VSI type to be added and
6722 * passes it down to the add_vsi aq command.
6723 **/
6724static int i40e_add_vsi(struct i40e_vsi *vsi)
6725{
6726 int ret = -ENODEV;
6727 struct i40e_mac_filter *f, *ftmp;
6728 struct i40e_pf *pf = vsi->back;
6729 struct i40e_hw *hw = &pf->hw;
6730 struct i40e_vsi_context ctxt;
6731 u8 enabled_tc = 0x1; /* TC0 enabled */
6732 int f_count = 0;
6733
6734 memset(&ctxt, 0, sizeof(ctxt));
6735 switch (vsi->type) {
6736 case I40E_VSI_MAIN:
6737 /* The PF's main VSI is already setup as part of the
6738 * device initialization, so we'll not bother with
6739 * the add_vsi call, but we will retrieve the current
6740 * VSI context.
6741 */
6742 ctxt.seid = pf->main_vsi_seid;
6743 ctxt.pf_num = pf->hw.pf_id;
6744 ctxt.vf_num = 0;
6745 ret = i40e_aq_get_vsi_params(&pf->hw, &ctxt, NULL);
6746 ctxt.flags = I40E_AQ_VSI_TYPE_PF;
6747 if (ret) {
6748 dev_info(&pf->pdev->dev,
6749 "couldn't get pf vsi config, err %d, aq_err %d\n",
6750 ret, pf->hw.aq.asq_last_status);
6751 return -ENOENT;
6752 }
6753 memcpy(&vsi->info, &ctxt.info, sizeof(ctxt.info));
6754 vsi->info.valid_sections = 0;
6755
6756 vsi->seid = ctxt.seid;
6757 vsi->id = ctxt.vsi_number;
6758
6759 enabled_tc = i40e_pf_get_tc_map(pf);
6760
6761 /* MFP mode setup queue map and update VSI */
6762 if (pf->flags & I40E_FLAG_MFP_ENABLED) {
6763 memset(&ctxt, 0, sizeof(ctxt));
6764 ctxt.seid = pf->main_vsi_seid;
6765 ctxt.pf_num = pf->hw.pf_id;
6766 ctxt.vf_num = 0;
6767 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, false);
6768 ret = i40e_aq_update_vsi_params(hw, &ctxt, NULL);
6769 if (ret) {
6770 dev_info(&pf->pdev->dev,
6771 "update vsi failed, aq_err=%d\n",
6772 pf->hw.aq.asq_last_status);
6773 ret = -ENOENT;
6774 goto err;
6775 }
6776 /* update the local VSI info queue map */
6777 i40e_vsi_update_queue_map(vsi, &ctxt);
6778 vsi->info.valid_sections = 0;
6779 } else {
6780 /* Default/Main VSI is only enabled for TC0
6781 * reconfigure it to enable all TCs that are
6782 * available on the port in SFP mode.
6783 */
6784 ret = i40e_vsi_config_tc(vsi, enabled_tc);
6785 if (ret) {
6786 dev_info(&pf->pdev->dev,
6787 "failed to configure TCs for main VSI tc_map 0x%08x, err %d, aq_err %d\n",
6788 enabled_tc, ret,
6789 pf->hw.aq.asq_last_status);
6790 ret = -ENOENT;
6791 }
6792 }
6793 break;
6794
6795 case I40E_VSI_FDIR:
cbf61325
ASJ		 6796 ctxt.pf_num = hw->pf_id;
6797 ctxt.vf_num = 0;
6798 ctxt.uplink_seid = vsi->uplink_seid;
6799 ctxt.connection_type = 0x1; /* regular data port */
6800 ctxt.flags = I40E_AQ_VSI_TYPE_PF;
41c445ff 6801 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
41c445ff
JB		 6802 break;
6803
6804 case I40E_VSI_VMDQ2:
6805 ctxt.pf_num = hw->pf_id;
6806 ctxt.vf_num = 0;
6807 ctxt.uplink_seid = vsi->uplink_seid;
6808 ctxt.connection_type = 0x1; /* regular data port */
6809 ctxt.flags = I40E_AQ_VSI_TYPE_VMDQ2;
6810
6811 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
6812
6813 /* This VSI is connected to VEB so the switch_id
6814 * should be set to zero by default.
6815 */
6816 ctxt.info.switch_id = 0;
6817 ctxt.info.switch_id |= cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_LOCAL_LB);
6818 ctxt.info.switch_id |= cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
6819
6820 /* Setup the VSI tx/rx queue map for TC0 only for now */
6821 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
6822 break;
6823
6824 case I40E_VSI_SRIOV:
6825 ctxt.pf_num = hw->pf_id;
6826 ctxt.vf_num = vsi->vf_id + hw->func_caps.vf_base_id;
6827 ctxt.uplink_seid = vsi->uplink_seid;
6828 ctxt.connection_type = 0x1; /* regular data port */
6829 ctxt.flags = I40E_AQ_VSI_TYPE_VF;
6830
6831 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_SWITCH_VALID);
6832
6833 /* This VSI is connected to VEB so the switch_id
6834 * should be set to zero by default.
6835 */
6836 ctxt.info.switch_id = cpu_to_le16(I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB);
6837
6838 ctxt.info.valid_sections |= cpu_to_le16(I40E_AQ_VSI_PROP_VLAN_VALID);
6839 ctxt.info.port_vlan_flags |= I40E_AQ_VSI_PVLAN_MODE_ALL;
6840 /* Setup the VSI tx/rx queue map for TC0 only for now */
6841 i40e_vsi_setup_queue_map(vsi, &ctxt, enabled_tc, true);
6842 break;
6843
6844 default:
6845 return -ENODEV;
6846 }
6847
6848 if (vsi->type != I40E_VSI_MAIN) {
6849 ret = i40e_aq_add_vsi(hw, &ctxt, NULL);
6850 if (ret) {
6851 dev_info(&vsi->back->pdev->dev,
6852 "add vsi failed, aq_err=%d\n",
6853 vsi->back->hw.aq.asq_last_status);
6854 ret = -ENOENT;
6855 goto err;
6856 }
6857 memcpy(&vsi->info, &ctxt.info, sizeof(ctxt.info));
6858 vsi->info.valid_sections = 0;
6859 vsi->seid = ctxt.seid;
6860 vsi->id = ctxt.vsi_number;
6861 }
6862
6863 /* If macvlan filters already exist, force them to get loaded */
6864 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list) {
6865 f->changed = true;
6866 f_count++;
6867 }
6868 if (f_count) {
6869 vsi->flags |= I40E_VSI_FLAG_FILTER_CHANGED;
6870 pf->flags |= I40E_FLAG_FILTER_SYNC;
6871 }
6872
6873 /* Update VSI BW information */
6874 ret = i40e_vsi_get_bw_info(vsi);
6875 if (ret) {
6876 dev_info(&pf->pdev->dev,
6877 "couldn't get vsi bw info, err %d, aq_err %d\n",
6878 ret, pf->hw.aq.asq_last_status);
6879 /* VSI is already added so not tearing that up */
6880 ret = 0;
6881 }
6882
6883err:
6884 return ret;
6885}
6886
6887/**
6888 * i40e_vsi_release - Delete a VSI and free its resources
6889 * @vsi: the VSI being removed
6890 *
6891 * Returns 0 on success or < 0 on error
6892 **/
6893int i40e_vsi_release(struct i40e_vsi *vsi)
6894{
6895 struct i40e_mac_filter *f, *ftmp;
6896 struct i40e_veb *veb = NULL;
6897 struct i40e_pf *pf;
6898 u16 uplink_seid;
6899 int i, n;
6900
6901 pf = vsi->back;
6902
6903 /* release of a VEB-owner or last VSI is not allowed */
6904 if (vsi->flags & I40E_VSI_FLAG_VEB_OWNER) {
6905 dev_info(&pf->pdev->dev, "VSI %d has existing VEB %d\n",
6906 vsi->seid, vsi->uplink_seid);
6907 return -ENODEV;
6908 }
6909 if (vsi == pf->vsi[pf->lan_vsi] &&
6910 !test_bit(__I40E_DOWN, &pf->state)) {
6911 dev_info(&pf->pdev->dev, "Can't remove PF VSI\n");
6912 return -ENODEV;
6913 }
6914
6915 uplink_seid = vsi->uplink_seid;
6916 if (vsi->type != I40E_VSI_SRIOV) {
6917 if (vsi->netdev_registered) {
6918 vsi->netdev_registered = false;
6919 if (vsi->netdev) {
6920 /* results in a call to i40e_close() */
6921 unregister_netdev(vsi->netdev);
41c445ff
JB		 6922 }
6923 } else {
6924 if (!test_and_set_bit(__I40E_DOWN, &vsi->state))
6925 i40e_down(vsi);
6926 i40e_vsi_free_irq(vsi);
6927 i40e_vsi_free_tx_resources(vsi);
6928 i40e_vsi_free_rx_resources(vsi);
6929 }
6930 i40e_vsi_disable_irq(vsi);
6931 }
6932
6933 list_for_each_entry_safe(f, ftmp, &vsi->mac_filter_list, list)
6934 i40e_del_filter(vsi, f->macaddr, f->vlan,
6935 f->is_vf, f->is_netdev);
6936 i40e_sync_vsi_filters(vsi);
6937
6938 i40e_vsi_delete(vsi);
6939 i40e_vsi_free_q_vectors(vsi);
a4866597
SN		 6940 if (vsi->netdev) {
6941 free_netdev(vsi->netdev);
6942 vsi->netdev = NULL;
6943 }
41c445ff
JB		 6944 i40e_vsi_clear_rings(vsi);
6945 i40e_vsi_clear(vsi);
6946
6947 /* If this was the last thing on the VEB, except for the
6948 * controlling VSI, remove the VEB, which puts the controlling
6949 * VSI onto the next level down in the switch.
6950 *
6951 * Well, okay, there's one more exception here: don't remove
6952 * the orphan VEBs yet. We'll wait for an explicit remove request
6953 * from up the network stack.
6954 */
6955 for (n = 0, i = 0; i < pf->hw.func_caps.num_vsis; i++) {
6956 if (pf->vsi[i] &&
6957 pf->vsi[i]->uplink_seid == uplink_seid &&
6958 (pf->vsi[i]->flags & I40E_VSI_FLAG_VEB_OWNER) == 0) {
6959 n++; /* count the VSIs */
6960 }
6961 }
6962 for (i = 0; i < I40E_MAX_VEB; i++) {
6963 if (!pf->veb[i])
6964 continue;
6965 if (pf->veb[i]->uplink_seid == uplink_seid)
6966 n++; /* count the VEBs */
6967 if (pf->veb[i]->seid == uplink_seid)
6968 veb = pf->veb[i];
6969 }
6970 if (n == 0 && veb && veb->uplink_seid != 0)
6971 i40e_veb_release(veb);
6972
6973 return 0;
6974}
6975
6976/**
6977 * i40e_vsi_setup_vectors - Set up the q_vectors for the given VSI
6978 * @vsi: ptr to the VSI
6979 *
6980 * This should only be called after i40e_vsi_mem_alloc() which allocates the
6981 * corresponding SW VSI structure and initializes num_queue_pairs for the
6982 * newly allocated VSI.
6983 *
6984 * Returns 0 on success or negative on failure
6985 **/
6986static int i40e_vsi_setup_vectors(struct i40e_vsi *vsi)
6987{
6988 int ret = -ENOENT;
6989 struct i40e_pf *pf = vsi->back;
6990
493fb300 6991 if (vsi->q_vectors[0]) {
41c445ff
JB		 6992 dev_info(&pf->pdev->dev, "VSI %d has existing q_vectors\n",
6993 vsi->seid);
6994 return -EEXIST;
6995 }
6996
6997 if (vsi->base_vector) {
f29eaa3d 6998 dev_info(&pf->pdev->dev, "VSI %d has non-zero base vector %d\n",
41c445ff
JB		 6999 vsi->seid, vsi->base_vector);
7000 return -EEXIST;
7001 }
7002
7003 ret = i40e_alloc_q_vectors(vsi);
7004 if (ret) {
7005 dev_info(&pf->pdev->dev,
7006 "failed to allocate %d q_vector for VSI %d, ret=%d\n",
7007 vsi->num_q_vectors, vsi->seid, ret);
7008 vsi->num_q_vectors = 0;
7009 goto vector_setup_out;
7010 }
7011
958a3e3b
SN		 7012 if (vsi->num_q_vectors)
7013 vsi->base_vector = i40e_get_lump(pf, pf->irq_pile,
7014 vsi->num_q_vectors, vsi->idx);
41c445ff
JB		 7015 if (vsi->base_vector < 0) {
7016 dev_info(&pf->pdev->dev,
f29eaa3d 7017 "failed to get queue tracking for VSI %d, err=%d\n",
41c445ff
JB		 7018 vsi->seid, vsi->base_vector);
7019 i40e_vsi_free_q_vectors(vsi);
7020 ret = -ENOENT;
7021 goto vector_setup_out;
7022 }
7023
7024vector_setup_out:
7025 return ret;
7026}
7027
bc7d338f
ASJ		 7028/**
7029 * i40e_vsi_reinit_setup - return and reallocate resources for a VSI
7030 * @vsi: pointer to the vsi.
7031 *
7032 * This re-allocates a vsi's queue resources.
7033 *
7034 * Returns pointer to the successfully allocated and configured VSI sw struct
7035 * on success, otherwise returns NULL on failure.
7036 **/
7037static struct i40e_vsi *i40e_vsi_reinit_setup(struct i40e_vsi *vsi)
7038{
7039 struct i40e_pf *pf = vsi->back;
7040 u8 enabled_tc;
7041 int ret;
7042
7043 i40e_put_lump(pf->qp_pile, vsi->base_queue, vsi->idx);
7044 i40e_vsi_clear_rings(vsi);
7045
7046 i40e_vsi_free_arrays(vsi, false);
7047 i40e_set_num_rings_in_vsi(vsi);
7048 ret = i40e_vsi_alloc_arrays(vsi, false);
7049 if (ret)
7050 goto err_vsi;
7051
7052 ret = i40e_get_lump(pf, pf->qp_pile, vsi->alloc_queue_pairs, vsi->idx);
7053 if (ret < 0) {
7054 dev_info(&pf->pdev->dev, "VSI %d get_lump failed %d\n",
7055 vsi->seid, ret);
7056 goto err_vsi;
7057 }
7058 vsi->base_queue = ret;
7059
7060 /* Update the FW view of the VSI. Force a reset of TC and queue
7061 * layout configurations.
7062 */
7063 enabled_tc = pf->vsi[pf->lan_vsi]->tc_config.enabled_tc;
7064 pf->vsi[pf->lan_vsi]->tc_config.enabled_tc = 0;
7065 pf->vsi[pf->lan_vsi]->seid = pf->main_vsi_seid;
7066 i40e_vsi_config_tc(pf->vsi[pf->lan_vsi], enabled_tc);
7067
7068 /* assign it some queues */
7069 ret = i40e_alloc_rings(vsi);
7070 if (ret)
7071 goto err_rings;
7072
7073 /* map all of the rings to the q_vectors */
7074 i40e_vsi_map_rings_to_vectors(vsi);
7075 return vsi;
7076
7077err_rings:
7078 i40e_vsi_free_q_vectors(vsi);
7079 if (vsi->netdev_registered) {
7080 vsi->netdev_registered = false;
7081 unregister_netdev(vsi->netdev);
7082 free_netdev(vsi->netdev);
7083 vsi->netdev = NULL;
7084 }
7085 i40e_aq_delete_element(&pf->hw, vsi->seid, NULL);
7086err_vsi:
7087 i40e_vsi_clear(vsi);
7088 return NULL;
7089}
7090
41c445ff
JB		 7091/**
7092 * i40e_vsi_setup - Set up a VSI by a given type
7093 * @pf: board private structure
7094 * @type: VSI type
7095 * @uplink_seid: the switch element to link to
7096 * @param1: usage depends upon VSI type. For VF types, indicates VF id
7097 *
7098 * This allocates the sw VSI structure and its queue resources, then add a VSI
7099 * to the identified VEB.
7100 *
7101 * Returns pointer to the successfully allocated and configure VSI sw struct on
7102 * success, otherwise returns NULL on failure.
7103 **/
7104struct i40e_vsi *i40e_vsi_setup(struct i40e_pf *pf, u8 type,
7105 u16 uplink_seid, u32 param1)
7106{
7107 struct i40e_vsi *vsi = NULL;
7108 struct i40e_veb *veb = NULL;
7109 int ret, i;
7110 int v_idx;
7111
7112 /* The requested uplink_seid must be either
7113 * - the PF's port seid
7114 * no VEB is needed because this is the PF
7115 * or this is a Flow Director special case VSI
7116 * - seid of an existing VEB
7117 * - seid of a VSI that owns an existing VEB
7118 * - seid of a VSI that doesn't own a VEB
7119 * a new VEB is created and the VSI becomes the owner
7120 * - seid of the PF VSI, which is what creates the first VEB
7121 * this is a special case of the previous
7122 *
7123 * Find which uplink_seid we were given and create a new VEB if needed
7124 */
7125 for (i = 0; i < I40E_MAX_VEB; i++) {
7126 if (pf->veb[i] && pf->veb[i]->seid == uplink_seid) {
7127 veb = pf->veb[i];
7128 break;
7129 }
7130 }
7131
7132 if (!veb && uplink_seid != pf->mac_seid) {
7133
7134 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
7135 if (pf->vsi[i] && pf->vsi[i]->seid == uplink_seid) {
7136 vsi = pf->vsi[i];
7137 break;
7138 }
7139 }
7140 if (!vsi) {
7141 dev_info(&pf->pdev->dev, "no such uplink_seid %d\n",
7142 uplink_seid);
7143 return NULL;
7144 }
7145
7146 if (vsi->uplink_seid == pf->mac_seid)
7147 veb = i40e_veb_setup(pf, 0, pf->mac_seid, vsi->seid,
7148 vsi->tc_config.enabled_tc);
7149 else if ((vsi->flags & I40E_VSI_FLAG_VEB_OWNER) == 0)
7150 veb = i40e_veb_setup(pf, 0, vsi->uplink_seid, vsi->seid,
7151 vsi->tc_config.enabled_tc);
7152
7153 for (i = 0; i < I40E_MAX_VEB && !veb; i++) {
7154 if (pf->veb[i] && pf->veb[i]->seid == vsi->uplink_seid)
7155 veb = pf->veb[i];
7156 }
7157 if (!veb) {
7158 dev_info(&pf->pdev->dev, "couldn't add VEB\n");
7159 return NULL;
7160 }
7161
7162 vsi->flags |= I40E_VSI_FLAG_VEB_OWNER;
7163 uplink_seid = veb->seid;
7164 }
7165
7166 /* get vsi sw struct */
7167 v_idx = i40e_vsi_mem_alloc(pf, type);
7168 if (v_idx < 0)
7169 goto err_alloc;
7170 vsi = pf->vsi[v_idx];
cbf61325
ASJ		 7171 if (!vsi)
7172 goto err_alloc;
41c445ff
JB		 7173 vsi->type = type;
7174 vsi->veb_idx = (veb ? veb->idx : I40E_NO_VEB);
7175
7176 if (type == I40E_VSI_MAIN)
7177 pf->lan_vsi = v_idx;
7178 else if (type == I40E_VSI_SRIOV)
7179 vsi->vf_id = param1;
7180 /* assign it some queues */
cbf61325
ASJ		 7181 ret = i40e_get_lump(pf, pf->qp_pile, vsi->alloc_queue_pairs,
7182 vsi->idx);
41c445ff
JB		 7183 if (ret < 0) {
7184 dev_info(&pf->pdev->dev, "VSI %d get_lump failed %d\n",
7185 vsi->seid, ret);
7186 goto err_vsi;
7187 }
7188 vsi->base_queue = ret;
7189
7190 /* get a VSI from the hardware */
7191 vsi->uplink_seid = uplink_seid;
7192 ret = i40e_add_vsi(vsi);
7193 if (ret)
7194 goto err_vsi;
7195
7196 switch (vsi->type) {
7197 /* setup the netdev if needed */
7198 case I40E_VSI_MAIN:
7199 case I40E_VSI_VMDQ2:
7200 ret = i40e_config_netdev(vsi);
7201 if (ret)
7202 goto err_netdev;
7203 ret = register_netdev(vsi->netdev);
7204 if (ret)
7205 goto err_netdev;
7206 vsi->netdev_registered = true;
7207 netif_carrier_off(vsi->netdev);
4e3b35b0
NP		 7208#ifdef CONFIG_I40E_DCB
7209 /* Setup DCB netlink interface */
7210 i40e_dcbnl_setup(vsi);
7211#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 7212 /* fall through */
7213
7214 case I40E_VSI_FDIR:
7215 /* set up vectors and rings if needed */
7216 ret = i40e_vsi_setup_vectors(vsi);
7217 if (ret)
7218 goto err_msix;
7219
7220 ret = i40e_alloc_rings(vsi);
7221 if (ret)
7222 goto err_rings;
7223
7224 /* map all of the rings to the q_vectors */
7225 i40e_vsi_map_rings_to_vectors(vsi);
7226
7227 i40e_vsi_reset_stats(vsi);
7228 break;
7229
7230 default:
7231 /* no netdev or rings for the other VSI types */
7232 break;
7233 }
7234
7235 return vsi;
7236
7237err_rings:
7238 i40e_vsi_free_q_vectors(vsi);
7239err_msix:
7240 if (vsi->netdev_registered) {
7241 vsi->netdev_registered = false;
7242 unregister_netdev(vsi->netdev);
7243 free_netdev(vsi->netdev);
7244 vsi->netdev = NULL;
7245 }
7246err_netdev:
7247 i40e_aq_delete_element(&pf->hw, vsi->seid, NULL);
7248err_vsi:
7249 i40e_vsi_clear(vsi);
7250err_alloc:
7251 return NULL;
7252}
7253
7254/**
7255 * i40e_veb_get_bw_info - Query VEB BW information
7256 * @veb: the veb to query
7257 *
7258 * Query the Tx scheduler BW configuration data for given VEB
7259 **/
7260static int i40e_veb_get_bw_info(struct i40e_veb *veb)
7261{
7262 struct i40e_aqc_query_switching_comp_ets_config_resp ets_data;
7263 struct i40e_aqc_query_switching_comp_bw_config_resp bw_data;
7264 struct i40e_pf *pf = veb->pf;
7265 struct i40e_hw *hw = &pf->hw;
7266 u32 tc_bw_max;
7267 int ret = 0;
7268 int i;
7269
7270 ret = i40e_aq_query_switch_comp_bw_config(hw, veb->seid,
7271 &bw_data, NULL);
7272 if (ret) {
7273 dev_info(&pf->pdev->dev,
7274 "query veb bw config failed, aq_err=%d\n",
7275 hw->aq.asq_last_status);
7276 goto out;
7277 }
7278
7279 ret = i40e_aq_query_switch_comp_ets_config(hw, veb->seid,
7280 &ets_data, NULL);
7281 if (ret) {
7282 dev_info(&pf->pdev->dev,
7283 "query veb bw ets config failed, aq_err=%d\n",
7284 hw->aq.asq_last_status);
7285 goto out;
7286 }
7287
7288 veb->bw_limit = le16_to_cpu(ets_data.port_bw_limit);
7289 veb->bw_max_quanta = ets_data.tc_bw_max;
7290 veb->is_abs_credits = bw_data.absolute_credits_enable;
7291 tc_bw_max = le16_to_cpu(bw_data.tc_bw_max[0]) |
7292 (le16_to_cpu(bw_data.tc_bw_max[1]) << 16);
7293 for (i = 0; i < I40E_MAX_TRAFFIC_CLASS; i++) {
7294 veb->bw_tc_share_credits[i] = bw_data.tc_bw_share_credits[i];
7295 veb->bw_tc_limit_credits[i] =
7296 le16_to_cpu(bw_data.tc_bw_limits[i]);
7297 veb->bw_tc_max_quanta[i] = ((tc_bw_max >> (i*4)) & 0x7);
7298 }
7299
7300out:
7301 return ret;
7302}
7303
7304/**
7305 * i40e_veb_mem_alloc - Allocates the next available struct veb in the PF
7306 * @pf: board private structure
7307 *
7308 * On error: returns error code (negative)
7309 * On success: returns vsi index in PF (positive)
7310 **/
7311static int i40e_veb_mem_alloc(struct i40e_pf *pf)
7312{
7313 int ret = -ENOENT;
7314 struct i40e_veb *veb;
7315 int i;
7316
7317 /* Need to protect the allocation of switch elements at the PF level */
7318 mutex_lock(&pf->switch_mutex);
7319
7320 /* VEB list may be fragmented if VEB creation/destruction has
7321 * been happening. We can afford to do a quick scan to look
7322 * for any free slots in the list.
7323 *
7324 * find next empty veb slot, looping back around if necessary
7325 */
7326 i = 0;
7327 while ((i < I40E_MAX_VEB) && (pf->veb[i] != NULL))
7328 i++;
7329 if (i >= I40E_MAX_VEB) {
7330 ret = -ENOMEM;
7331 goto err_alloc_veb; /* out of VEB slots! */
7332 }
7333
7334 veb = kzalloc(sizeof(*veb), GFP_KERNEL);
7335 if (!veb) {
7336 ret = -ENOMEM;
7337 goto err_alloc_veb;
7338 }
7339 veb->pf = pf;
7340 veb->idx = i;
7341 veb->enabled_tc = 1;
7342
7343 pf->veb[i] = veb;
7344 ret = i;
7345err_alloc_veb:
7346 mutex_unlock(&pf->switch_mutex);
7347 return ret;
7348}
7349
7350/**
7351 * i40e_switch_branch_release - Delete a branch of the switch tree
7352 * @branch: where to start deleting
7353 *
7354 * This uses recursion to find the tips of the branch to be
7355 * removed, deleting until we get back to and can delete this VEB.
7356 **/
7357static void i40e_switch_branch_release(struct i40e_veb *branch)
7358{
7359 struct i40e_pf *pf = branch->pf;
7360 u16 branch_seid = branch->seid;
7361 u16 veb_idx = branch->idx;
7362 int i;
7363
7364 /* release any VEBs on this VEB - RECURSION */
7365 for (i = 0; i < I40E_MAX_VEB; i++) {
7366 if (!pf->veb[i])
7367 continue;
7368 if (pf->veb[i]->uplink_seid == branch->seid)
7369 i40e_switch_branch_release(pf->veb[i]);
7370 }
7371
7372 /* Release the VSIs on this VEB, but not the owner VSI.
7373 *
7374 * NOTE: Removing the last VSI on a VEB has the SIDE EFFECT of removing
7375 * the VEB itself, so don't use (*branch) after this loop.
7376 */
7377 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
7378 if (!pf->vsi[i])
7379 continue;
7380 if (pf->vsi[i]->uplink_seid == branch_seid &&
7381 (pf->vsi[i]->flags & I40E_VSI_FLAG_VEB_OWNER) == 0) {
7382 i40e_vsi_release(pf->vsi[i]);
7383 }
7384 }
7385
7386 /* There's one corner case where the VEB might not have been
7387 * removed, so double check it here and remove it if needed.
7388 * This case happens if the veb was created from the debugfs
7389 * commands and no VSIs were added to it.
7390 */
7391 if (pf->veb[veb_idx])
7392 i40e_veb_release(pf->veb[veb_idx]);
7393}
7394
7395/**
7396 * i40e_veb_clear - remove veb struct
7397 * @veb: the veb to remove
7398 **/
7399static void i40e_veb_clear(struct i40e_veb *veb)
7400{
7401 if (!veb)
7402 return;
7403
7404 if (veb->pf) {
7405 struct i40e_pf *pf = veb->pf;
7406
7407 mutex_lock(&pf->switch_mutex);
7408 if (pf->veb[veb->idx] == veb)
7409 pf->veb[veb->idx] = NULL;
7410 mutex_unlock(&pf->switch_mutex);
7411 }
7412
7413 kfree(veb);
7414}
7415
7416/**
7417 * i40e_veb_release - Delete a VEB and free its resources
7418 * @veb: the VEB being removed
7419 **/
7420void i40e_veb_release(struct i40e_veb *veb)
7421{
7422 struct i40e_vsi *vsi = NULL;
7423 struct i40e_pf *pf;
7424 int i, n = 0;
7425
7426 pf = veb->pf;
7427
7428 /* find the remaining VSI and check for extras */
7429 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
7430 if (pf->vsi[i] && pf->vsi[i]->uplink_seid == veb->seid) {
7431 n++;
7432 vsi = pf->vsi[i];
7433 }
7434 }
7435 if (n != 1) {
7436 dev_info(&pf->pdev->dev,
7437 "can't remove VEB %d with %d VSIs left\n",
7438 veb->seid, n);
7439 return;
7440 }
7441
7442 /* move the remaining VSI to uplink veb */
7443 vsi->flags &= ~I40E_VSI_FLAG_VEB_OWNER;
7444 if (veb->uplink_seid) {
7445 vsi->uplink_seid = veb->uplink_seid;
7446 if (veb->uplink_seid == pf->mac_seid)
7447 vsi->veb_idx = I40E_NO_VEB;
7448 else
7449 vsi->veb_idx = veb->veb_idx;
7450 } else {
7451 /* floating VEB */
7452 vsi->uplink_seid = pf->vsi[pf->lan_vsi]->uplink_seid;
7453 vsi->veb_idx = pf->vsi[pf->lan_vsi]->veb_idx;
7454 }
7455
7456 i40e_aq_delete_element(&pf->hw, veb->seid, NULL);
7457 i40e_veb_clear(veb);
7458
7459 return;
7460}
7461
7462/**
7463 * i40e_add_veb - create the VEB in the switch
7464 * @veb: the VEB to be instantiated
7465 * @vsi: the controlling VSI
7466 **/
7467static int i40e_add_veb(struct i40e_veb *veb, struct i40e_vsi *vsi)
7468{
56747264 7469 bool is_default = false;
e1c51b95 7470 bool is_cloud = false;
41c445ff
JB		 7471 int ret;
7472
7473 /* get a VEB from the hardware */
7474 ret = i40e_aq_add_veb(&veb->pf->hw, veb->uplink_seid, vsi->seid,
e1c51b95
KS		 7475 veb->enabled_tc, is_default,
7476 is_cloud, &veb->seid, NULL);
41c445ff
JB		 7477 if (ret) {
7478 dev_info(&veb->pf->pdev->dev,
7479 "couldn't add VEB, err %d, aq_err %d\n",
7480 ret, veb->pf->hw.aq.asq_last_status);
7481 return -EPERM;
7482 }
7483
7484 /* get statistics counter */
7485 ret = i40e_aq_get_veb_parameters(&veb->pf->hw, veb->seid, NULL, NULL,
7486 &veb->stats_idx, NULL, NULL, NULL);
7487 if (ret) {
7488 dev_info(&veb->pf->pdev->dev,
7489 "couldn't get VEB statistics idx, err %d, aq_err %d\n",
7490 ret, veb->pf->hw.aq.asq_last_status);
7491 return -EPERM;
7492 }
7493 ret = i40e_veb_get_bw_info(veb);
7494 if (ret) {
7495 dev_info(&veb->pf->pdev->dev,
7496 "couldn't get VEB bw info, err %d, aq_err %d\n",
7497 ret, veb->pf->hw.aq.asq_last_status);
7498 i40e_aq_delete_element(&veb->pf->hw, veb->seid, NULL);
7499 return -ENOENT;
7500 }
7501
7502 vsi->uplink_seid = veb->seid;
7503 vsi->veb_idx = veb->idx;
7504 vsi->flags |= I40E_VSI_FLAG_VEB_OWNER;
7505
7506 return 0;
7507}
7508
7509/**
7510 * i40e_veb_setup - Set up a VEB
7511 * @pf: board private structure
7512 * @flags: VEB setup flags
7513 * @uplink_seid: the switch element to link to
7514 * @vsi_seid: the initial VSI seid
7515 * @enabled_tc: Enabled TC bit-map
7516 *
7517 * This allocates the sw VEB structure and links it into the switch
7518 * It is possible and legal for this to be a duplicate of an already
7519 * existing VEB. It is also possible for both uplink and vsi seids
7520 * to be zero, in order to create a floating VEB.
7521 *
7522 * Returns pointer to the successfully allocated VEB sw struct on
7523 * success, otherwise returns NULL on failure.
7524 **/
7525struct i40e_veb *i40e_veb_setup(struct i40e_pf *pf, u16 flags,
7526 u16 uplink_seid, u16 vsi_seid,
7527 u8 enabled_tc)
7528{
7529 struct i40e_veb *veb, *uplink_veb = NULL;
7530 int vsi_idx, veb_idx;
7531 int ret;
7532
7533 /* if one seid is 0, the other must be 0 to create a floating relay */
7534 if ((uplink_seid == 0 || vsi_seid == 0) &&
7535 (uplink_seid + vsi_seid != 0)) {
7536 dev_info(&pf->pdev->dev,
7537 "one, not both seid's are 0: uplink=%d vsi=%d\n",
7538 uplink_seid, vsi_seid);
7539 return NULL;
7540 }
7541
7542 /* make sure there is such a vsi and uplink */
7543 for (vsi_idx = 0; vsi_idx < pf->hw.func_caps.num_vsis; vsi_idx++)
7544 if (pf->vsi[vsi_idx] && pf->vsi[vsi_idx]->seid == vsi_seid)
7545 break;
7546 if (vsi_idx >= pf->hw.func_caps.num_vsis && vsi_seid != 0) {
7547 dev_info(&pf->pdev->dev, "vsi seid %d not found\n",
7548 vsi_seid);
7549 return NULL;
7550 }
7551
7552 if (uplink_seid && uplink_seid != pf->mac_seid) {
7553 for (veb_idx = 0; veb_idx < I40E_MAX_VEB; veb_idx++) {
7554 if (pf->veb[veb_idx] &&
7555 pf->veb[veb_idx]->seid == uplink_seid) {
7556 uplink_veb = pf->veb[veb_idx];
7557 break;
7558 }
7559 }
7560 if (!uplink_veb) {
7561 dev_info(&pf->pdev->dev,
7562 "uplink seid %d not found\n", uplink_seid);
7563 return NULL;
7564 }
7565 }
7566
7567 /* get veb sw struct */
7568 veb_idx = i40e_veb_mem_alloc(pf);
7569 if (veb_idx < 0)
7570 goto err_alloc;
7571 veb = pf->veb[veb_idx];
7572 veb->flags = flags;
7573 veb->uplink_seid = uplink_seid;
7574 veb->veb_idx = (uplink_veb ? uplink_veb->idx : I40E_NO_VEB);
7575 veb->enabled_tc = (enabled_tc ? enabled_tc : 0x1);
7576
7577 /* create the VEB in the switch */
7578 ret = i40e_add_veb(veb, pf->vsi[vsi_idx]);
7579 if (ret)
7580 goto err_veb;
7581
7582 return veb;
7583
7584err_veb:
7585 i40e_veb_clear(veb);
7586err_alloc:
7587 return NULL;
7588}
7589
7590/**
7591 * i40e_setup_pf_switch_element - set pf vars based on switch type
7592 * @pf: board private structure
7593 * @ele: element we are building info from
7594 * @num_reported: total number of elements
7595 * @printconfig: should we print the contents
7596 *
7597 * helper function to assist in extracting a few useful SEID values.
7598 **/
7599static void i40e_setup_pf_switch_element(struct i40e_pf *pf,
7600 struct i40e_aqc_switch_config_element_resp *ele,
7601 u16 num_reported, bool printconfig)
7602{
7603 u16 downlink_seid = le16_to_cpu(ele->downlink_seid);
7604 u16 uplink_seid = le16_to_cpu(ele->uplink_seid);
7605 u8 element_type = ele->element_type;
7606 u16 seid = le16_to_cpu(ele->seid);
7607
7608 if (printconfig)
7609 dev_info(&pf->pdev->dev,
7610 "type=%d seid=%d uplink=%d downlink=%d\n",
7611 element_type, seid, uplink_seid, downlink_seid);
7612
7613 switch (element_type) {
7614 case I40E_SWITCH_ELEMENT_TYPE_MAC:
7615 pf->mac_seid = seid;
7616 break;
7617 case I40E_SWITCH_ELEMENT_TYPE_VEB:
7618 /* Main VEB? */
7619 if (uplink_seid != pf->mac_seid)
7620 break;
7621 if (pf->lan_veb == I40E_NO_VEB) {
7622 int v;
7623
7624 /* find existing or else empty VEB */
7625 for (v = 0; v < I40E_MAX_VEB; v++) {
7626 if (pf->veb[v] && (pf->veb[v]->seid == seid)) {
7627 pf->lan_veb = v;
7628 break;
7629 }
7630 }
7631 if (pf->lan_veb == I40E_NO_VEB) {
7632 v = i40e_veb_mem_alloc(pf);
7633 if (v < 0)
7634 break;
7635 pf->lan_veb = v;
7636 }
7637 }
7638
7639 pf->veb[pf->lan_veb]->seid = seid;
7640 pf->veb[pf->lan_veb]->uplink_seid = pf->mac_seid;
7641 pf->veb[pf->lan_veb]->pf = pf;
7642 pf->veb[pf->lan_veb]->veb_idx = I40E_NO_VEB;
7643 break;
7644 case I40E_SWITCH_ELEMENT_TYPE_VSI:
7645 if (num_reported != 1)
7646 break;
7647 /* This is immediately after a reset so we can assume this is
7648 * the PF's VSI
7649 */
7650 pf->mac_seid = uplink_seid;
7651 pf->pf_seid = downlink_seid;
7652 pf->main_vsi_seid = seid;
7653 if (printconfig)
7654 dev_info(&pf->pdev->dev,
7655 "pf_seid=%d main_vsi_seid=%d\n",
7656 pf->pf_seid, pf->main_vsi_seid);
7657 break;
7658 case I40E_SWITCH_ELEMENT_TYPE_PF:
7659 case I40E_SWITCH_ELEMENT_TYPE_VF:
7660 case I40E_SWITCH_ELEMENT_TYPE_EMP:
7661 case I40E_SWITCH_ELEMENT_TYPE_BMC:
7662 case I40E_SWITCH_ELEMENT_TYPE_PE:
7663 case I40E_SWITCH_ELEMENT_TYPE_PA:
7664 /* ignore these for now */
7665 break;
7666 default:
7667 dev_info(&pf->pdev->dev, "unknown element type=%d seid=%d\n",
7668 element_type, seid);
7669 break;
7670 }
7671}
7672
7673/**
7674 * i40e_fetch_switch_configuration - Get switch config from firmware
7675 * @pf: board private structure
7676 * @printconfig: should we print the contents
7677 *
7678 * Get the current switch configuration from the device and
7679 * extract a few useful SEID values.
7680 **/
7681int i40e_fetch_switch_configuration(struct i40e_pf *pf, bool printconfig)
7682{
7683 struct i40e_aqc_get_switch_config_resp *sw_config;
7684 u16 next_seid = 0;
7685 int ret = 0;
7686 u8 *aq_buf;
7687 int i;
7688
7689 aq_buf = kzalloc(I40E_AQ_LARGE_BUF, GFP_KERNEL);
7690 if (!aq_buf)
7691 return -ENOMEM;
7692
7693 sw_config = (struct i40e_aqc_get_switch_config_resp *)aq_buf;
7694 do {
7695 u16 num_reported, num_total;
7696
7697 ret = i40e_aq_get_switch_config(&pf->hw, sw_config,
7698 I40E_AQ_LARGE_BUF,
7699 &next_seid, NULL);
7700 if (ret) {
7701 dev_info(&pf->pdev->dev,
7702 "get switch config failed %d aq_err=%x\n",
7703 ret, pf->hw.aq.asq_last_status);
7704 kfree(aq_buf);
7705 return -ENOENT;
7706 }
7707
7708 num_reported = le16_to_cpu(sw_config->header.num_reported);
7709 num_total = le16_to_cpu(sw_config->header.num_total);
7710
7711 if (printconfig)
7712 dev_info(&pf->pdev->dev,
7713 "header: %d reported %d total\n",
7714 num_reported, num_total);
7715
7716 if (num_reported) {
7717 int sz = sizeof(*sw_config) * num_reported;
7718
7719 kfree(pf->sw_config);
7720 pf->sw_config = kzalloc(sz, GFP_KERNEL);
7721 if (pf->sw_config)
7722 memcpy(pf->sw_config, sw_config, sz);
7723 }
7724
7725 for (i = 0; i < num_reported; i++) {
7726 struct i40e_aqc_switch_config_element_resp *ele =
7727 &sw_config->element[i];
7728
7729 i40e_setup_pf_switch_element(pf, ele, num_reported,
7730 printconfig);
7731 }
7732 } while (next_seid != 0);
7733
7734 kfree(aq_buf);
7735 return ret;
7736}
7737
7738/**
7739 * i40e_setup_pf_switch - Setup the HW switch on startup or after reset
7740 * @pf: board private structure
bc7d338f 7741 * @reinit: if the Main VSI needs to re-initialized.
41c445ff
JB		 7742 *
7743 * Returns 0 on success, negative value on failure
7744 **/
bc7d338f 7745static int i40e_setup_pf_switch(struct i40e_pf *pf, bool reinit)
41c445ff 7746{
895106a5 7747 u32 rxfc = 0, txfc = 0, rxfc_reg;
41c445ff
JB		 7748 int ret;
7749
7750 /* find out what's out there already */
7751 ret = i40e_fetch_switch_configuration(pf, false);
7752 if (ret) {
7753 dev_info(&pf->pdev->dev,
7754 "couldn't fetch switch config, err %d, aq_err %d\n",
7755 ret, pf->hw.aq.asq_last_status);
7756 return ret;
7757 }
7758 i40e_pf_reset_stats(pf);
7759
41c445ff 7760 /* first time setup */
bc7d338f 7761 if (pf->lan_vsi == I40E_NO_VSI || reinit) {
41c445ff
JB		 7762 struct i40e_vsi *vsi = NULL;
7763 u16 uplink_seid;
7764
7765 /* Set up the PF VSI associated with the PF's main VSI
7766 * that is already in the HW switch
7767 */
7768 if (pf->lan_veb != I40E_NO_VEB && pf->veb[pf->lan_veb])
7769 uplink_seid = pf->veb[pf->lan_veb]->seid;
7770 else
7771 uplink_seid = pf->mac_seid;
bc7d338f
ASJ		 7772 if (pf->lan_vsi == I40E_NO_VSI)
7773 vsi = i40e_vsi_setup(pf, I40E_VSI_MAIN, uplink_seid, 0);
7774 else if (reinit)
7775 vsi = i40e_vsi_reinit_setup(pf->vsi[pf->lan_vsi]);
41c445ff
JB		 7776 if (!vsi) {
7777 dev_info(&pf->pdev->dev, "setup of MAIN VSI failed\n");
7778 i40e_fdir_teardown(pf);
7779 return -EAGAIN;
7780 }
41c445ff
JB		 7781 } else {
7782 /* force a reset of TC and queue layout configurations */
7783 u8 enabled_tc = pf->vsi[pf->lan_vsi]->tc_config.enabled_tc;
7784 pf->vsi[pf->lan_vsi]->tc_config.enabled_tc = 0;
7785 pf->vsi[pf->lan_vsi]->seid = pf->main_vsi_seid;
7786 i40e_vsi_config_tc(pf->vsi[pf->lan_vsi], enabled_tc);
7787 }
7788 i40e_vlan_stripping_disable(pf->vsi[pf->lan_vsi]);
7789
cbf61325
ASJ		 7790 i40e_fdir_sb_setup(pf);
7791
41c445ff
JB		 7792 /* Setup static PF queue filter control settings */
7793 ret = i40e_setup_pf_filter_control(pf);
7794 if (ret) {
7795 dev_info(&pf->pdev->dev, "setup_pf_filter_control failed: %d\n",
7796 ret);
7797 /* Failure here should not stop continuing other steps */
7798 }
7799
7800 /* enable RSS in the HW, even for only one queue, as the stack can use
7801 * the hash
7802 */
7803 if ((pf->flags & I40E_FLAG_RSS_ENABLED))
7804 i40e_config_rss(pf);
7805
7806 /* fill in link information and enable LSE reporting */
7807 i40e_aq_get_link_info(&pf->hw, true, NULL, NULL);
7808 i40e_link_event(pf);
7809
d52c20b7 7810 /* Initialize user-specific link properties */
41c445ff
JB		 7811 pf->fc_autoneg_status = ((pf->hw.phy.link_info.an_info &
7812 I40E_AQ_AN_COMPLETED) ? true : false);
d52c20b7
JB		 7813 /* requested_mode is set in probe or by ethtool */
7814 if (!pf->fc_autoneg_status)
7815 goto no_autoneg;
7816
7817 if ((pf->hw.phy.link_info.an_info & I40E_AQ_LINK_PAUSE_TX) &&
7818 (pf->hw.phy.link_info.an_info & I40E_AQ_LINK_PAUSE_RX))
41c445ff
JB		 7819 pf->hw.fc.current_mode = I40E_FC_FULL;
7820 else if (pf->hw.phy.link_info.an_info & I40E_AQ_LINK_PAUSE_TX)
7821 pf->hw.fc.current_mode = I40E_FC_TX_PAUSE;
7822 else if (pf->hw.phy.link_info.an_info & I40E_AQ_LINK_PAUSE_RX)
7823 pf->hw.fc.current_mode = I40E_FC_RX_PAUSE;
7824 else
d52c20b7
JB		 7825 pf->hw.fc.current_mode = I40E_FC_NONE;
7826
7827 /* sync the flow control settings with the auto-neg values */
7828 switch (pf->hw.fc.current_mode) {
7829 case I40E_FC_FULL:
7830 txfc = 1;
7831 rxfc = 1;
7832 break;
7833 case I40E_FC_TX_PAUSE:
7834 txfc = 1;
7835 rxfc = 0;
7836 break;
7837 case I40E_FC_RX_PAUSE:
7838 txfc = 0;
7839 rxfc = 1;
7840 break;
7841 case I40E_FC_NONE:
7842 case I40E_FC_DEFAULT:
7843 txfc = 0;
7844 rxfc = 0;
7845 break;
7846 case I40E_FC_PFC:
7847 /* TBD */
7848 break;
7849 /* no default case, we have to handle all possibilities here */
7850 }
7851
7852 wr32(&pf->hw, I40E_PRTDCB_FCCFG, txfc << I40E_PRTDCB_FCCFG_TFCE_SHIFT);
7853
7854 rxfc_reg = rd32(&pf->hw, I40E_PRTDCB_MFLCN) &
7855 ~I40E_PRTDCB_MFLCN_RFCE_MASK;
7856 rxfc_reg |= (rxfc << I40E_PRTDCB_MFLCN_RFCE_SHIFT);
7857
7858 wr32(&pf->hw, I40E_PRTDCB_MFLCN, rxfc_reg);
41c445ff 7859
d52c20b7
JB		 7860 goto fc_complete;
7861
7862no_autoneg:
7863 /* disable L2 flow control, user can turn it on if they wish */
7864 wr32(&pf->hw, I40E_PRTDCB_FCCFG, 0);
7865 wr32(&pf->hw, I40E_PRTDCB_MFLCN, rd32(&pf->hw, I40E_PRTDCB_MFLCN) &
7866 ~I40E_PRTDCB_MFLCN_RFCE_MASK);
7867
7868fc_complete:
beb0dff1
JK		 7869 i40e_ptp_init(pf);
7870
41c445ff
JB		 7871 return ret;
7872}
7873
41c445ff
JB		 7874/**
7875 * i40e_determine_queue_usage - Work out queue distribution
7876 * @pf: board private structure
7877 **/
7878static void i40e_determine_queue_usage(struct i40e_pf *pf)
7879{
41c445ff
JB		 7880 int queues_left;
7881
7882 pf->num_lan_qps = 0;
41c445ff
JB		 7883
7884 /* Find the max queues to be put into basic use. We'll always be
7885 * using TC0, whether or not DCB is running, and TC0 will get the
7886 * big RSS set.
7887 */
7888 queues_left = pf->hw.func_caps.num_tx_qp;
7889
cbf61325
ASJ		 7890 if ((queues_left == 1) ||
7891 !(pf->flags & I40E_FLAG_MSIX_ENABLED) ||
7892 !(pf->flags & (I40E_FLAG_RSS_ENABLED | I40E_FLAG_FD_SB_ENABLED |
7893 I40E_FLAG_DCB_ENABLED))) {
41c445ff
JB		 7894 /* one qp for PF, no queues for anything else */
7895 queues_left = 0;
7896 pf->rss_size = pf->num_lan_qps = 1;
7897
7898 /* make sure all the fancies are disabled */
60ea5f83
JB		 7899 pf->flags &= ~(I40E_FLAG_RSS_ENABLED |
7900 I40E_FLAG_FD_SB_ENABLED |
7901 I40E_FLAG_FD_ATR_ENABLED |
7902 I40E_FLAG_DCB_ENABLED |
7903 I40E_FLAG_SRIOV_ENABLED |
7904 I40E_FLAG_VMDQ_ENABLED);
41c445ff 7905 } else {
cbf61325
ASJ		 7906 /* Not enough queues for all TCs */
7907 if ((pf->flags & I40E_FLAG_DCB_ENABLED) &&
7908 (queues_left < I40E_MAX_TRAFFIC_CLASS)) {
7909 pf->flags &= ~I40E_FLAG_DCB_ENABLED;
7910 dev_info(&pf->pdev->dev, "not enough queues for DCB. DCB is disabled.\n");
7911 }
7912 pf->num_lan_qps = pf->rss_size_max;
7913 queues_left -= pf->num_lan_qps;
7914 }
7915
7916 if (pf->flags & I40E_FLAG_FD_SB_ENABLED) {
7917 if (queues_left > 1) {
7918 queues_left -= 1; /* save 1 queue for FD */
7919 } else {
7920 pf->flags &= ~I40E_FLAG_FD_SB_ENABLED;
7921 dev_info(&pf->pdev->dev, "not enough queues for Flow Director. Flow Director feature is disabled\n");
7922 }
41c445ff
JB		 7923 }
7924
7925 if ((pf->flags & I40E_FLAG_SRIOV_ENABLED) &&
7926 pf->num_vf_qps && pf->num_req_vfs && queues_left) {
cbf61325
ASJ		 7927 pf->num_req_vfs = min_t(int, pf->num_req_vfs,
7928 (queues_left / pf->num_vf_qps));
41c445ff
JB		 7929 queues_left -= (pf->num_req_vfs * pf->num_vf_qps);
7930 }
7931
7932 if ((pf->flags & I40E_FLAG_VMDQ_ENABLED) &&
7933 pf->num_vmdq_vsis && pf->num_vmdq_qps && queues_left) {
7934 pf->num_vmdq_vsis = min_t(int, pf->num_vmdq_vsis,
7935 (queues_left / pf->num_vmdq_qps));
7936 queues_left -= (pf->num_vmdq_vsis * pf->num_vmdq_qps);
7937 }
7938
f8ff1464 7939 pf->queues_left = queues_left;
41c445ff
JB		 7940 return;
7941}
7942
7943/**
7944 * i40e_setup_pf_filter_control - Setup PF static filter control
7945 * @pf: PF to be setup
7946 *
7947 * i40e_setup_pf_filter_control sets up a pf's initial filter control
7948 * settings. If PE/FCoE are enabled then it will also set the per PF
7949 * based filter sizes required for them. It also enables Flow director,
7950 * ethertype and macvlan type filter settings for the pf.
7951 *
7952 * Returns 0 on success, negative on failure
7953 **/
7954static int i40e_setup_pf_filter_control(struct i40e_pf *pf)
7955{
7956 struct i40e_filter_control_settings *settings = &pf->filter_settings;
7957
7958 settings->hash_lut_size = I40E_HASH_LUT_SIZE_128;
7959
7960 /* Flow Director is enabled */
60ea5f83 7961 if (pf->flags & (I40E_FLAG_FD_SB_ENABLED | I40E_FLAG_FD_ATR_ENABLED))
41c445ff
JB		 7962 settings->enable_fdir = true;
7963
7964 /* Ethtype and MACVLAN filters enabled for PF */
7965 settings->enable_ethtype = true;
7966 settings->enable_macvlan = true;
7967
7968 if (i40e_set_filter_control(&pf->hw, settings))
7969 return -ENOENT;
7970
7971 return 0;
7972}
7973
0c22b3dd
JB		 7974#define INFO_STRING_LEN 255
7975static void i40e_print_features(struct i40e_pf *pf)
7976{
7977 struct i40e_hw *hw = &pf->hw;
7978 char *buf, *string;
7979
7980 string = kzalloc(INFO_STRING_LEN, GFP_KERNEL);
7981 if (!string) {
7982 dev_err(&pf->pdev->dev, "Features string allocation failed\n");
7983 return;
7984 }
7985
7986 buf = string;
7987
7988 buf += sprintf(string, "Features: PF-id[%d] ", hw->pf_id);
7989#ifdef CONFIG_PCI_IOV
7990 buf += sprintf(buf, "VFs: %d ", pf->num_req_vfs);
7991#endif
7992 buf += sprintf(buf, "VSIs: %d QP: %d ", pf->hw.func_caps.num_vsis,
7993 pf->vsi[pf->lan_vsi]->num_queue_pairs);
7994
7995 if (pf->flags & I40E_FLAG_RSS_ENABLED)
7996 buf += sprintf(buf, "RSS ");
7997 buf += sprintf(buf, "FDir ");
7998 if (pf->flags & I40E_FLAG_FD_ATR_ENABLED)
7999 buf += sprintf(buf, "ATR ");
8000 if (pf->flags & I40E_FLAG_FD_SB_ENABLED)
8001 buf += sprintf(buf, "NTUPLE ");
8002 if (pf->flags & I40E_FLAG_DCB_ENABLED)
8003 buf += sprintf(buf, "DCB ");
8004 if (pf->flags & I40E_FLAG_PTP)
8005 buf += sprintf(buf, "PTP ");
8006
8007 BUG_ON(buf > (string + INFO_STRING_LEN));
8008 dev_info(&pf->pdev->dev, "%s\n", string);
8009 kfree(string);
8010}
8011
41c445ff
JB		 8012/**
8013 * i40e_probe - Device initialization routine
8014 * @pdev: PCI device information struct
8015 * @ent: entry in i40e_pci_tbl
8016 *
8017 * i40e_probe initializes a pf identified by a pci_dev structure.
8018 * The OS initialization, configuring of the pf private structure,
8019 * and a hardware reset occur.
8020 *
8021 * Returns 0 on success, negative on failure
8022 **/
8023static int i40e_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
8024{
8025 struct i40e_driver_version dv;
8026 struct i40e_pf *pf;
8027 struct i40e_hw *hw;
93cd765b 8028 static u16 pfs_found;
d4dfb81a 8029 u16 link_status;
41c445ff
JB		 8030 int err = 0;
8031 u32 len;
8032
8033 err = pci_enable_device_mem(pdev);
8034 if (err)
8035 return err;
8036
8037 /* set up for high or low dma */
6494294f
MW		 8038 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64));
8039 if (err)
8040 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
8041 if (err) {
8042 dev_err(&pdev->dev,
8043 "DMA configuration failed: 0x%x\n", err);
41c445ff
JB		 8044 goto err_dma;
8045 }
8046
8047 /* set up pci connections */
8048 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
8049 IORESOURCE_MEM), i40e_driver_name);
8050 if (err) {
8051 dev_info(&pdev->dev,
8052 "pci_request_selected_regions failed %d\n", err);
8053 goto err_pci_reg;
8054 }
8055
8056 pci_enable_pcie_error_reporting(pdev);
8057 pci_set_master(pdev);
8058
8059 /* Now that we have a PCI connection, we need to do the
8060 * low level device setup. This is primarily setting up
8061 * the Admin Queue structures and then querying for the
8062 * device's current profile information.
8063 */
8064 pf = kzalloc(sizeof(*pf), GFP_KERNEL);
8065 if (!pf) {
8066 err = -ENOMEM;
8067 goto err_pf_alloc;
8068 }
8069 pf->next_vsi = 0;
8070 pf->pdev = pdev;
8071 set_bit(__I40E_DOWN, &pf->state);
8072
8073 hw = &pf->hw;
8074 hw->back = pf;
8075 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
8076 pci_resource_len(pdev, 0));
8077 if (!hw->hw_addr) {
8078 err = -EIO;
8079 dev_info(&pdev->dev, "ioremap(0x%04x, 0x%04x) failed: 0x%x\n",
8080 (unsigned int)pci_resource_start(pdev, 0),
8081 (unsigned int)pci_resource_len(pdev, 0), err);
8082 goto err_ioremap;
8083 }
8084 hw->vendor_id = pdev->vendor;
8085 hw->device_id = pdev->device;
8086 pci_read_config_byte(pdev, PCI_REVISION_ID, &hw->revision_id);
8087 hw->subsystem_vendor_id = pdev->subsystem_vendor;
8088 hw->subsystem_device_id = pdev->subsystem_device;
8089 hw->bus.device = PCI_SLOT(pdev->devfn);
8090 hw->bus.func = PCI_FUNC(pdev->devfn);
93cd765b 8091 pf->instance = pfs_found;
41c445ff 8092
7134f9ce
JB		 8093 /* do a special CORER for clearing PXE mode once at init */
8094 if (hw->revision_id == 0 &&
8095 (rd32(hw, I40E_GLLAN_RCTL_0) & I40E_GLLAN_RCTL_0_PXE_MODE_MASK)) {
8096 wr32(hw, I40E_GLGEN_RTRIG, I40E_GLGEN_RTRIG_CORER_MASK);
8097 i40e_flush(hw);
8098 msleep(200);
8099 pf->corer_count++;
8100
8101 i40e_clear_pxe_mode(hw);
8102 }
8103
41c445ff
JB		 8104 /* Reset here to make sure all is clean and to define PF 'n' */
8105 err = i40e_pf_reset(hw);
8106 if (err) {
8107 dev_info(&pdev->dev, "Initial pf_reset failed: %d\n", err);
8108 goto err_pf_reset;
8109 }
8110 pf->pfr_count++;
8111
8112 hw->aq.num_arq_entries = I40E_AQ_LEN;
8113 hw->aq.num_asq_entries = I40E_AQ_LEN;
8114 hw->aq.arq_buf_size = I40E_MAX_AQ_BUF_SIZE;
8115 hw->aq.asq_buf_size = I40E_MAX_AQ_BUF_SIZE;
8116 pf->adminq_work_limit = I40E_AQ_WORK_LIMIT;
8117 snprintf(pf->misc_int_name, sizeof(pf->misc_int_name) - 1,
8118 "%s-pf%d:misc",
8119 dev_driver_string(&pf->pdev->dev), pf->hw.pf_id);
8120
8121 err = i40e_init_shared_code(hw);
8122 if (err) {
8123 dev_info(&pdev->dev, "init_shared_code failed: %d\n", err);
8124 goto err_pf_reset;
8125 }
8126
d52c20b7
JB		 8127 /* set up a default setting for link flow control */
8128 pf->hw.fc.requested_mode = I40E_FC_NONE;
8129
41c445ff
JB		 8130 err = i40e_init_adminq(hw);
8131 dev_info(&pdev->dev, "%s\n", i40e_fw_version_str(hw));
8132 if (err) {
8133 dev_info(&pdev->dev,
8134 "init_adminq failed: %d expecting API %02x.%02x\n",
8135 err,
8136 I40E_FW_API_VERSION_MAJOR, I40E_FW_API_VERSION_MINOR);
8137 goto err_pf_reset;
8138 }
8139
6ff4ef86 8140 i40e_clear_pxe_mode(hw);
41c445ff
JB		 8141 err = i40e_get_capabilities(pf);
8142 if (err)
8143 goto err_adminq_setup;
8144
8145 err = i40e_sw_init(pf);
8146 if (err) {
8147 dev_info(&pdev->dev, "sw_init failed: %d\n", err);
8148 goto err_sw_init;
8149 }
8150
8151 err = i40e_init_lan_hmc(hw, hw->func_caps.num_tx_qp,
8152 hw->func_caps.num_rx_qp,
8153 pf->fcoe_hmc_cntx_num, pf->fcoe_hmc_filt_num);
8154 if (err) {
8155 dev_info(&pdev->dev, "init_lan_hmc failed: %d\n", err);
8156 goto err_init_lan_hmc;
8157 }
8158
8159 err = i40e_configure_lan_hmc(hw, I40E_HMC_MODEL_DIRECT_ONLY);
8160 if (err) {
8161 dev_info(&pdev->dev, "configure_lan_hmc failed: %d\n", err);
8162 err = -ENOENT;
8163 goto err_configure_lan_hmc;
8164 }
8165
8166 i40e_get_mac_addr(hw, hw->mac.addr);
f62b5060 8167 if (!is_valid_ether_addr(hw->mac.addr)) {
41c445ff
JB		 8168 dev_info(&pdev->dev, "invalid MAC address %pM\n", hw->mac.addr);
8169 err = -EIO;
8170 goto err_mac_addr;
8171 }
8172 dev_info(&pdev->dev, "MAC address: %pM\n", hw->mac.addr);
8173 memcpy(hw->mac.perm_addr, hw->mac.addr, ETH_ALEN);
8174
8175 pci_set_drvdata(pdev, pf);
8176 pci_save_state(pdev);
4e3b35b0
NP		 8177#ifdef CONFIG_I40E_DCB
8178 err = i40e_init_pf_dcb(pf);
8179 if (err) {
8180 dev_info(&pdev->dev, "init_pf_dcb failed: %d\n", err);
8181 pf->flags &= ~I40E_FLAG_DCB_ENABLED;
8182 goto err_init_dcb;
8183 }
8184#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 8185
8186 /* set up periodic task facility */
8187 setup_timer(&pf->service_timer, i40e_service_timer, (unsigned long)pf);
8188 pf->service_timer_period = HZ;
8189
8190 INIT_WORK(&pf->service_task, i40e_service_task);
8191 clear_bit(__I40E_SERVICE_SCHED, &pf->state);
8192 pf->flags |= I40E_FLAG_NEED_LINK_UPDATE;
8193 pf->link_check_timeout = jiffies;
8194
8e2773ae
SN		 8195 /* WoL defaults to disabled */
8196 pf->wol_en = false;
8197 device_set_wakeup_enable(&pf->pdev->dev, pf->wol_en);
8198
41c445ff
JB		 8199 /* set up the main switch operations */
8200 i40e_determine_queue_usage(pf);
8201 i40e_init_interrupt_scheme(pf);
8202
8203 /* Set up the *vsi struct based on the number of VSIs in the HW,
8204 * and set up our local tracking of the MAIN PF vsi.
8205 */
8206 len = sizeof(struct i40e_vsi *) * pf->hw.func_caps.num_vsis;
8207 pf->vsi = kzalloc(len, GFP_KERNEL);
ed87ac09
WY		 8208 if (!pf->vsi) {
8209 err = -ENOMEM;
41c445ff 8210 goto err_switch_setup;
ed87ac09 8211 }
41c445ff 8212
bc7d338f 8213 err = i40e_setup_pf_switch(pf, false);
41c445ff
JB		 8214 if (err) {
8215 dev_info(&pdev->dev, "setup_pf_switch failed: %d\n", err);
8216 goto err_vsis;
8217 }
8218
8219 /* The main driver is (mostly) up and happy. We need to set this state
8220 * before setting up the misc vector or we get a race and the vector
8221 * ends up disabled forever.
8222 */
8223 clear_bit(__I40E_DOWN, &pf->state);
8224
8225 /* In case of MSIX we are going to setup the misc vector right here
8226 * to handle admin queue events etc. In case of legacy and MSI
8227 * the misc functionality and queue processing is combined in
8228 * the same vector and that gets setup at open.
8229 */
8230 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
8231 err = i40e_setup_misc_vector(pf);
8232 if (err) {
8233 dev_info(&pdev->dev,
8234 "setup of misc vector failed: %d\n", err);
8235 goto err_vsis;
8236 }
8237 }
8238
8239 /* prep for VF support */
8240 if ((pf->flags & I40E_FLAG_SRIOV_ENABLED) &&
8241 (pf->flags & I40E_FLAG_MSIX_ENABLED)) {
8242 u32 val;
8243
8244 /* disable link interrupts for VFs */
8245 val = rd32(hw, I40E_PFGEN_PORTMDIO_NUM);
8246 val &= ~I40E_PFGEN_PORTMDIO_NUM_VFLINK_STAT_ENA_MASK;
8247 wr32(hw, I40E_PFGEN_PORTMDIO_NUM, val);
8248 i40e_flush(hw);
4aeec010
MW		 8249
8250 if (pci_num_vf(pdev)) {
8251 dev_info(&pdev->dev,
8252 "Active VFs found, allocating resources.\n");
8253 err = i40e_alloc_vfs(pf, pci_num_vf(pdev));
8254 if (err)
8255 dev_info(&pdev->dev,
8256 "Error %d allocating resources for existing VFs\n",
8257 err);
8258 }
41c445ff
JB		 8259 }
8260
93cd765b
ASJ		 8261 pfs_found++;
8262
41c445ff
JB		 8263 i40e_dbg_pf_init(pf);
8264
8265 /* tell the firmware that we're starting */
8266 dv.major_version = DRV_VERSION_MAJOR;
8267 dv.minor_version = DRV_VERSION_MINOR;
8268 dv.build_version = DRV_VERSION_BUILD;
8269 dv.subbuild_version = 0;
8270 i40e_aq_send_driver_version(&pf->hw, &dv, NULL);
8271
8272 /* since everything's happy, start the service_task timer */
8273 mod_timer(&pf->service_timer,
8274 round_jiffies(jiffies + pf->service_timer_period));
8275
d4dfb81a
CS		 8276 /* Get the negotiated link width and speed from PCI config space */
8277 pcie_capability_read_word(pf->pdev, PCI_EXP_LNKSTA, &link_status);
8278
8279 i40e_set_pci_config_data(hw, link_status);
8280
69bfb110 8281 dev_info(&pdev->dev, "PCI-Express: %s %s\n",
d4dfb81a
CS		 8282 (hw->bus.speed == i40e_bus_speed_8000 ? "Speed 8.0GT/s" :
8283 hw->bus.speed == i40e_bus_speed_5000 ? "Speed 5.0GT/s" :
8284 hw->bus.speed == i40e_bus_speed_2500 ? "Speed 2.5GT/s" :
8285 "Unknown"),
8286 (hw->bus.width == i40e_bus_width_pcie_x8 ? "Width x8" :
8287 hw->bus.width == i40e_bus_width_pcie_x4 ? "Width x4" :
8288 hw->bus.width == i40e_bus_width_pcie_x2 ? "Width x2" :
8289 hw->bus.width == i40e_bus_width_pcie_x1 ? "Width x1" :
8290 "Unknown"));
8291
8292 if (hw->bus.width < i40e_bus_width_pcie_x8 ||
8293 hw->bus.speed < i40e_bus_speed_8000) {
8294 dev_warn(&pdev->dev, "PCI-Express bandwidth available for this device may be insufficient for optimal performance.\n");
8295 dev_warn(&pdev->dev, "Please move the device to a different PCI-e link with more lanes and/or higher transfer rate.\n");
8296 }
8297
0c22b3dd
JB		 8298 /* print a string summarizing features */
8299 i40e_print_features(pf);
8300
41c445ff
JB		 8301 return 0;
8302
8303 /* Unwind what we've done if something failed in the setup */
8304err_vsis:
8305 set_bit(__I40E_DOWN, &pf->state);
41c445ff
JB		 8306 i40e_clear_interrupt_scheme(pf);
8307 kfree(pf->vsi);
04b03013
SN		 8308err_switch_setup:
8309 i40e_reset_interrupt_capability(pf);
41c445ff 8310 del_timer_sync(&pf->service_timer);
4e3b35b0
NP		 8311#ifdef CONFIG_I40E_DCB
8312err_init_dcb:
8313#endif /* CONFIG_I40E_DCB */
41c445ff
JB		 8314err_mac_addr:
8315err_configure_lan_hmc:
8316 (void)i40e_shutdown_lan_hmc(hw);
8317err_init_lan_hmc:
8318 kfree(pf->qp_pile);
8319 kfree(pf->irq_pile);
8320err_sw_init:
8321err_adminq_setup:
8322 (void)i40e_shutdown_adminq(hw);
8323err_pf_reset:
8324 iounmap(hw->hw_addr);
8325err_ioremap:
8326 kfree(pf);
8327err_pf_alloc:
8328 pci_disable_pcie_error_reporting(pdev);
8329 pci_release_selected_regions(pdev,
8330 pci_select_bars(pdev, IORESOURCE_MEM));
8331err_pci_reg:
8332err_dma:
8333 pci_disable_device(pdev);
8334 return err;
8335}
8336
8337/**
8338 * i40e_remove - Device removal routine
8339 * @pdev: PCI device information struct
8340 *
8341 * i40e_remove is called by the PCI subsystem to alert the driver
8342 * that is should release a PCI device. This could be caused by a
8343 * Hot-Plug event, or because the driver is going to be removed from
8344 * memory.
8345 **/
8346static void i40e_remove(struct pci_dev *pdev)
8347{
8348 struct i40e_pf *pf = pci_get_drvdata(pdev);
8349 i40e_status ret_code;
8350 u32 reg;
8351 int i;
8352
8353 i40e_dbg_pf_exit(pf);
8354
beb0dff1
JK		 8355 i40e_ptp_stop(pf);
8356
41c445ff
JB		 8357 /* no more scheduling of any task */
8358 set_bit(__I40E_DOWN, &pf->state);
8359 del_timer_sync(&pf->service_timer);
8360 cancel_work_sync(&pf->service_task);
8361
eb2d80bc
MW		 8362 if (pf->flags & I40E_FLAG_SRIOV_ENABLED) {
8363 i40e_free_vfs(pf);
8364 pf->flags &= ~I40E_FLAG_SRIOV_ENABLED;
8365 }
8366
41c445ff
JB		 8367 i40e_fdir_teardown(pf);
8368
8369 /* If there is a switch structure or any orphans, remove them.
8370 * This will leave only the PF's VSI remaining.
8371 */
8372 for (i = 0; i < I40E_MAX_VEB; i++) {
8373 if (!pf->veb[i])
8374 continue;
8375
8376 if (pf->veb[i]->uplink_seid == pf->mac_seid ||
8377 pf->veb[i]->uplink_seid == 0)
8378 i40e_switch_branch_release(pf->veb[i]);
8379 }
8380
8381 /* Now we can shutdown the PF's VSI, just before we kill
8382 * adminq and hmc.
8383 */
8384 if (pf->vsi[pf->lan_vsi])
8385 i40e_vsi_release(pf->vsi[pf->lan_vsi]);
8386
8387 i40e_stop_misc_vector(pf);
8388 if (pf->flags & I40E_FLAG_MSIX_ENABLED) {
8389 synchronize_irq(pf->msix_entries[0].vector);
8390 free_irq(pf->msix_entries[0].vector, pf);
8391 }
8392
8393 /* shutdown and destroy the HMC */
8394 ret_code = i40e_shutdown_lan_hmc(&pf->hw);
8395 if (ret_code)
8396 dev_warn(&pdev->dev,
8397 "Failed to destroy the HMC resources: %d\n", ret_code);
8398
8399 /* shutdown the adminq */
41c445ff
JB		 8400 ret_code = i40e_shutdown_adminq(&pf->hw);
8401 if (ret_code)
8402 dev_warn(&pdev->dev,
8403 "Failed to destroy the Admin Queue resources: %d\n",
8404 ret_code);
8405
8406 /* Clear all dynamic memory lists of rings, q_vectors, and VSIs */
8407 i40e_clear_interrupt_scheme(pf);
8408 for (i = 0; i < pf->hw.func_caps.num_vsis; i++) {
8409 if (pf->vsi[i]) {
8410 i40e_vsi_clear_rings(pf->vsi[i]);
8411 i40e_vsi_clear(pf->vsi[i]);
8412 pf->vsi[i] = NULL;
8413 }
8414 }
8415
8416 for (i = 0; i < I40E_MAX_VEB; i++) {
8417 kfree(pf->veb[i]);
8418 pf->veb[i] = NULL;
8419 }
8420
8421 kfree(pf->qp_pile);
8422 kfree(pf->irq_pile);
8423 kfree(pf->sw_config);
8424 kfree(pf->vsi);
8425
8426 /* force a PF reset to clean anything leftover */
8427 reg = rd32(&pf->hw, I40E_PFGEN_CTRL);
8428 wr32(&pf->hw, I40E_PFGEN_CTRL, (reg | I40E_PFGEN_CTRL_PFSWR_MASK));
8429 i40e_flush(&pf->hw);
8430
8431 iounmap(pf->hw.hw_addr);
8432 kfree(pf);
8433 pci_release_selected_regions(pdev,
8434 pci_select_bars(pdev, IORESOURCE_MEM));
8435
8436 pci_disable_pcie_error_reporting(pdev);
8437 pci_disable_device(pdev);
8438}
8439
8440/**
8441 * i40e_pci_error_detected - warning that something funky happened in PCI land
8442 * @pdev: PCI device information struct
8443 *
8444 * Called to warn that something happened and the error handling steps
8445 * are in progress. Allows the driver to quiesce things, be ready for
8446 * remediation.
8447 **/
8448static pci_ers_result_t i40e_pci_error_detected(struct pci_dev *pdev,
8449 enum pci_channel_state error)
8450{
8451 struct i40e_pf *pf = pci_get_drvdata(pdev);
8452
8453 dev_info(&pdev->dev, "%s: error %d\n", __func__, error);
8454
8455 /* shutdown all operations */
9007bccd
SN		 8456 if (!test_bit(__I40E_SUSPENDED, &pf->state)) {
8457 rtnl_lock();
8458 i40e_prep_for_reset(pf);
8459 rtnl_unlock();
8460 }
41c445ff
JB		 8461
8462 /* Request a slot reset */
8463 return PCI_ERS_RESULT_NEED_RESET;
8464}
8465
8466/**
8467 * i40e_pci_error_slot_reset - a PCI slot reset just happened
8468 * @pdev: PCI device information struct
8469 *
8470 * Called to find if the driver can work with the device now that
8471 * the pci slot has been reset. If a basic connection seems good
8472 * (registers are readable and have sane content) then return a
8473 * happy little PCI_ERS_RESULT_xxx.
8474 **/
8475static pci_ers_result_t i40e_pci_error_slot_reset(struct pci_dev *pdev)
8476{
8477 struct i40e_pf *pf = pci_get_drvdata(pdev);
8478 pci_ers_result_t result;
8479 int err;
8480 u32 reg;
8481
8482 dev_info(&pdev->dev, "%s\n", __func__);
8483 if (pci_enable_device_mem(pdev)) {
8484 dev_info(&pdev->dev,
8485 "Cannot re-enable PCI device after reset.\n");
8486 result = PCI_ERS_RESULT_DISCONNECT;
8487 } else {
8488 pci_set_master(pdev);
8489 pci_restore_state(pdev);
8490 pci_save_state(pdev);
8491 pci_wake_from_d3(pdev, false);
8492
8493 reg = rd32(&pf->hw, I40E_GLGEN_RTRIG);
8494 if (reg == 0)
8495 result = PCI_ERS_RESULT_RECOVERED;
8496 else
8497 result = PCI_ERS_RESULT_DISCONNECT;
8498 }
8499
8500 err = pci_cleanup_aer_uncorrect_error_status(pdev);
8501 if (err) {
8502 dev_info(&pdev->dev,
8503 "pci_cleanup_aer_uncorrect_error_status failed 0x%0x\n",
8504 err);
8505 /* non-fatal, continue */
8506 }
8507
8508 return result;
8509}
8510
8511/**
8512 * i40e_pci_error_resume - restart operations after PCI error recovery
8513 * @pdev: PCI device information struct
8514 *
8515 * Called to allow the driver to bring things back up after PCI error
8516 * and/or reset recovery has finished.
8517 **/
8518static void i40e_pci_error_resume(struct pci_dev *pdev)
8519{
8520 struct i40e_pf *pf = pci_get_drvdata(pdev);
8521
8522 dev_info(&pdev->dev, "%s\n", __func__);
9007bccd
SN		 8523 if (test_bit(__I40E_SUSPENDED, &pf->state))
8524 return;
8525
8526 rtnl_lock();
41c445ff 8527 i40e_handle_reset_warning(pf);
9007bccd
SN		 8528 rtnl_lock();
8529}
8530
8531/**
8532 * i40e_shutdown - PCI callback for shutting down
8533 * @pdev: PCI device information struct
8534 **/
8535static void i40e_shutdown(struct pci_dev *pdev)
8536{
8537 struct i40e_pf *pf = pci_get_drvdata(pdev);
8e2773ae 8538 struct i40e_hw *hw = &pf->hw;
9007bccd
SN		 8539
8540 set_bit(__I40E_SUSPENDED, &pf->state);
8541 set_bit(__I40E_DOWN, &pf->state);
8542 rtnl_lock();
8543 i40e_prep_for_reset(pf);
8544 rtnl_unlock();
8545
8e2773ae
SN		 8546 wr32(hw, I40E_PFPM_APM, (pf->wol_en ? I40E_PFPM_APM_APME_MASK : 0));
8547 wr32(hw, I40E_PFPM_WUFC, (pf->wol_en ? I40E_PFPM_WUFC_MAG_MASK : 0));
8548
9007bccd 8549 if (system_state == SYSTEM_POWER_OFF) {
8e2773ae 8550 pci_wake_from_d3(pdev, pf->wol_en);
9007bccd
SN		 8551 pci_set_power_state(pdev, PCI_D3hot);
8552 }
8553}
8554
8555#ifdef CONFIG_PM
8556/**
8557 * i40e_suspend - PCI callback for moving to D3
8558 * @pdev: PCI device information struct
8559 **/
8560static int i40e_suspend(struct pci_dev *pdev, pm_message_t state)
8561{
8562 struct i40e_pf *pf = pci_get_drvdata(pdev);
8e2773ae 8563 struct i40e_hw *hw = &pf->hw;
9007bccd
SN		 8564
8565 set_bit(__I40E_SUSPENDED, &pf->state);
8566 set_bit(__I40E_DOWN, &pf->state);
8567 rtnl_lock();
8568 i40e_prep_for_reset(pf);
8569 rtnl_unlock();
8570
8e2773ae
SN		 8571 wr32(hw, I40E_PFPM_APM, (pf->wol_en ? I40E_PFPM_APM_APME_MASK : 0));
8572 wr32(hw, I40E_PFPM_WUFC, (pf->wol_en ? I40E_PFPM_WUFC_MAG_MASK : 0));
8573
8574 pci_wake_from_d3(pdev, pf->wol_en);
9007bccd
SN		 8575 pci_set_power_state(pdev, PCI_D3hot);
8576
8577 return 0;
41c445ff
JB		 8578}
8579
9007bccd
SN		 8580/**
8581 * i40e_resume - PCI callback for waking up from D3
8582 * @pdev: PCI device information struct
8583 **/
8584static int i40e_resume(struct pci_dev *pdev)
8585{
8586 struct i40e_pf *pf = pci_get_drvdata(pdev);
8587 u32 err;
8588
8589 pci_set_power_state(pdev, PCI_D0);
8590 pci_restore_state(pdev);
8591 /* pci_restore_state() clears dev->state_saves, so
8592 * call pci_save_state() again to restore it.
8593 */
8594 pci_save_state(pdev);
8595
8596 err = pci_enable_device_mem(pdev);
8597 if (err) {
8598 dev_err(&pdev->dev,
8599 "%s: Cannot enable PCI device from suspend\n",
8600 __func__);
8601 return err;
8602 }
8603 pci_set_master(pdev);
8604
8605 /* no wakeup events while running */
8606 pci_wake_from_d3(pdev, false);
8607
8608 /* handling the reset will rebuild the device state */
8609 if (test_and_clear_bit(__I40E_SUSPENDED, &pf->state)) {
8610 clear_bit(__I40E_DOWN, &pf->state);
8611 rtnl_lock();
8612 i40e_reset_and_rebuild(pf, false);
8613 rtnl_unlock();
8614 }
8615
8616 return 0;
8617}
8618
8619#endif
41c445ff
JB		 8620static const struct pci_error_handlers i40e_err_handler = {
8621 .error_detected = i40e_pci_error_detected,
8622 .slot_reset = i40e_pci_error_slot_reset,
8623 .resume = i40e_pci_error_resume,
8624};
8625
8626static struct pci_driver i40e_driver = {
8627 .name = i40e_driver_name,
8628 .id_table = i40e_pci_tbl,
8629 .probe = i40e_probe,
8630 .remove = i40e_remove,
9007bccd
SN		 8631#ifdef CONFIG_PM
8632 .suspend = i40e_suspend,
8633 .resume = i40e_resume,
8634#endif
8635 .shutdown = i40e_shutdown,
41c445ff
JB		 8636 .err_handler = &i40e_err_handler,
8637 .sriov_configure = i40e_pci_sriov_configure,
8638};
8639
8640/**
8641 * i40e_init_module - Driver registration routine
8642 *
8643 * i40e_init_module is the first routine called when the driver is
8644 * loaded. All it does is register with the PCI subsystem.
8645 **/
8646static int __init i40e_init_module(void)
8647{
8648 pr_info("%s: %s - version %s\n", i40e_driver_name,
8649 i40e_driver_string, i40e_driver_version_str);
8650 pr_info("%s: %s\n", i40e_driver_name, i40e_copyright);
8651 i40e_dbg_init();
8652 return pci_register_driver(&i40e_driver);
8653}
8654module_init(i40e_init_module);
8655
8656/**
8657 * i40e_exit_module - Driver exit cleanup routine
8658 *
8659 * i40e_exit_module is called just before the driver is removed
8660 * from memory.
8661 **/
8662static void __exit i40e_exit_module(void)
8663{
8664 pci_unregister_driver(&i40e_driver);
8665 i40e_dbg_exit();
8666}
8667module_exit(i40e_exit_module);
Linux kernel - Deliverables
This page took 0.53496 seconds and 5 git commands to generate.