Commit | Line | Data |
---|---|---|
c27a02cd YP |
1 | /* |
2 | * Copyright (c) 2007 Mellanox Technologies. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | * | |
32 | */ | |
33 | ||
34 | #ifndef _MLX4_EN_H_ | |
35 | #define _MLX4_EN_H_ | |
36 | ||
f1b553fb | 37 | #include <linux/bitops.h> |
c27a02cd YP |
38 | #include <linux/compiler.h> |
39 | #include <linux/list.h> | |
40 | #include <linux/mutex.h> | |
41 | #include <linux/netdevice.h> | |
f1b553fb | 42 | #include <linux/if_vlan.h> |
ec693d47 | 43 | #include <linux/net_tstamp.h> |
564c274c AV |
44 | #ifdef CONFIG_MLX4_EN_DCB |
45 | #include <linux/dcbnl.h> | |
46 | #endif | |
1eb8c695 | 47 | #include <linux/cpu_rmap.h> |
ad7d4eae | 48 | #include <linux/ptp_clock_kernel.h> |
c27a02cd YP |
49 | |
50 | #include <linux/mlx4/device.h> | |
51 | #include <linux/mlx4/qp.h> | |
52 | #include <linux/mlx4/cq.h> | |
53 | #include <linux/mlx4/srq.h> | |
54 | #include <linux/mlx4/doorbell.h> | |
e7c1c2c4 | 55 | #include <linux/mlx4/cmd.h> |
c27a02cd YP |
56 | |
57 | #include "en_port.h" | |
b4b6e842 | 58 | #include "mlx4_stats.h" |
c27a02cd YP |
59 | |
60 | #define DRV_NAME "mlx4_en" | |
169a1d85 AV |
61 | #define DRV_VERSION "2.2-1" |
62 | #define DRV_RELDATE "Feb 2014" | |
c27a02cd | 63 | |
c27a02cd YP |
64 | #define MLX4_EN_MSG_LEVEL (NETIF_MSG_LINK | NETIF_MSG_IFDOWN) |
65 | ||
c27a02cd YP |
66 | /* |
67 | * Device constants | |
68 | */ | |
69 | ||
70 | ||
71 | #define MLX4_EN_PAGE_SHIFT 12 | |
72 | #define MLX4_EN_PAGE_SIZE (1 << MLX4_EN_PAGE_SHIFT) | |
d317966b AV |
73 | #define DEF_RX_RINGS 16 |
74 | #define MAX_RX_RINGS 128 | |
1fb9876e | 75 | #define MIN_RX_RINGS 4 |
c27a02cd YP |
76 | #define TXBB_SIZE 64 |
77 | #define HEADROOM (2048 / TXBB_SIZE + 1) | |
c27a02cd YP |
78 | #define STAMP_STRIDE 64 |
79 | #define STAMP_DWORDS (STAMP_STRIDE / 4) | |
80 | #define STAMP_SHIFT 31 | |
81 | #define STAMP_VAL 0x7fffffff | |
82 | #define STATS_DELAY (HZ / 4) | |
b6c39bfc | 83 | #define SERVICE_TASK_DELAY (HZ / 4) |
82067281 | 84 | #define MAX_NUM_OF_FS_RULES 256 |
c27a02cd | 85 | |
1eb8c695 AV |
86 | #define MLX4_EN_FILTER_HASH_SHIFT 4 |
87 | #define MLX4_EN_FILTER_EXPIRY_QUOTA 60 | |
88 | ||
c27a02cd YP |
89 | /* Typical TSO descriptor with 16 gather entries is 352 bytes... */ |
90 | #define MAX_DESC_SIZE 512 | |
91 | #define MAX_DESC_TXBBS (MAX_DESC_SIZE / TXBB_SIZE) | |
92 | ||
93 | /* | |
94 | * OS related constants and tunables | |
95 | */ | |
96 | ||
0fef9d03 | 97 | #define MLX4_EN_PRIV_FLAGS_BLUEFLAME 1 |
e38af4fa | 98 | #define MLX4_EN_PRIV_FLAGS_PHV 2 |
0fef9d03 | 99 | |
c27a02cd YP |
100 | #define MLX4_EN_WATCHDOG_TIMEOUT (15 * HZ) |
101 | ||
117980c4 TLSC |
102 | /* Use the maximum between 16384 and a single page */ |
103 | #define MLX4_EN_ALLOC_SIZE PAGE_ALIGN(16384) | |
51151a16 ED |
104 | |
105 | #define MLX4_EN_ALLOC_PREFER_ORDER PAGE_ALLOC_COSTLY_ORDER | |
c27a02cd | 106 | |
e6309cff | 107 | /* Receive fragment sizes; we use at most 3 fragments (for 9600 byte MTU |
c27a02cd YP |
108 | * and 4K allocations) */ |
109 | enum { | |
e6309cff ED |
110 | FRAG_SZ0 = 1536 - NET_IP_ALIGN, |
111 | FRAG_SZ1 = 4096, | |
c27a02cd YP |
112 | FRAG_SZ2 = 4096, |
113 | FRAG_SZ3 = MLX4_EN_ALLOC_SIZE | |
114 | }; | |
115 | #define MLX4_EN_MAX_RX_FRAGS 4 | |
116 | ||
bd531e36 YP |
117 | /* Maximum ring sizes */ |
118 | #define MLX4_EN_MAX_TX_SIZE 8192 | |
119 | #define MLX4_EN_MAX_RX_SIZE 8192 | |
120 | ||
4cce66cd | 121 | /* Minimum ring size for our page-allocation scheme to work */ |
c27a02cd YP |
122 | #define MLX4_EN_MIN_RX_SIZE (MLX4_EN_ALLOC_SIZE / SMP_CACHE_BYTES) |
123 | #define MLX4_EN_MIN_TX_SIZE (4096 / TXBB_SIZE) | |
124 | ||
f813cad8 | 125 | #define MLX4_EN_SMALL_PKT_SIZE 64 |
ea1c1af1 | 126 | #define MLX4_EN_MIN_TX_RING_P_UP 1 |
bc6a4744 | 127 | #define MLX4_EN_MAX_TX_RING_P_UP 32 |
564c274c | 128 | #define MLX4_EN_NUM_UP 8 |
f813cad8 | 129 | #define MLX4_EN_DEF_TX_RING_SIZE 512 |
c27a02cd | 130 | #define MLX4_EN_DEF_RX_RING_SIZE 1024 |
d317966b AV |
131 | #define MAX_TX_RINGS (MLX4_EN_MAX_TX_RING_P_UP * \ |
132 | MLX4_EN_NUM_UP) | |
c27a02cd | 133 | |
fbc6daf1 | 134 | #define MLX4_EN_DEFAULT_TX_WORK 256 |
9ecc2d86 | 135 | #define MLX4_EN_DOORBELL_BUDGET 8 |
fbc6daf1 | 136 | |
3db36fb2 YP |
137 | /* Target number of packets to coalesce with interrupt moderation */ |
138 | #define MLX4_EN_RX_COAL_TARGET 44 | |
c27a02cd YP |
139 | #define MLX4_EN_RX_COAL_TIME 0x10 |
140 | ||
e22979d9 | 141 | #define MLX4_EN_TX_COAL_PKTS 16 |
ecfd2ce1 | 142 | #define MLX4_EN_TX_COAL_TIME 0x10 |
c27a02cd YP |
143 | |
144 | #define MLX4_EN_RX_RATE_LOW 400000 | |
145 | #define MLX4_EN_RX_COAL_TIME_LOW 0 | |
146 | #define MLX4_EN_RX_RATE_HIGH 450000 | |
147 | #define MLX4_EN_RX_COAL_TIME_HIGH 128 | |
148 | #define MLX4_EN_RX_SIZE_THRESH 1024 | |
149 | #define MLX4_EN_RX_RATE_THRESH (1000000 / MLX4_EN_RX_COAL_TIME_HIGH) | |
150 | #define MLX4_EN_SAMPLE_INTERVAL 0 | |
46afd0fb | 151 | #define MLX4_EN_AVG_PKT_SMALL 256 |
c27a02cd YP |
152 | |
153 | #define MLX4_EN_AUTO_CONF 0xffff | |
154 | ||
155 | #define MLX4_EN_DEF_RX_PAUSE 1 | |
156 | #define MLX4_EN_DEF_TX_PAUSE 1 | |
157 | ||
af901ca1 | 158 | /* Interval between successive polls in the Tx routine when polling is used |
c27a02cd YP |
159 | instead of interrupts (in per-core Tx rings) - should be power of 2 */ |
160 | #define MLX4_EN_TX_POLL_MODER 16 | |
161 | #define MLX4_EN_TX_POLL_TIMEOUT (HZ / 4) | |
162 | ||
c27a02cd YP |
163 | #define SMALL_PACKET_SIZE (256 - NET_IP_ALIGN) |
164 | #define HEADER_COPY_SIZE (128 - NET_IP_ALIGN) | |
e7c1c2c4 | 165 | #define MLX4_LOOPBACK_TEST_PAYLOAD (HEADER_COPY_SIZE - ETH_HLEN) |
c27a02cd YP |
166 | |
167 | #define MLX4_EN_MIN_MTU 46 | |
47a38e15 BB |
168 | /* VLAN_HLEN is added twice,to support skb vlan tagged with multiple |
169 | * headers. (For example: ETH_P_8021Q and ETH_P_8021AD). | |
170 | */ | |
171 | #define MLX4_EN_EFF_MTU(mtu) ((mtu) + ETH_HLEN + (2 * VLAN_HLEN)) | |
c27a02cd YP |
172 | #define ETH_BCAST 0xffffffffffffULL |
173 | ||
e7c1c2c4 YP |
174 | #define MLX4_EN_LOOPBACK_RETRIES 5 |
175 | #define MLX4_EN_LOOPBACK_TIMEOUT 100 | |
176 | ||
c27a02cd YP |
177 | #ifdef MLX4_EN_PERF_STAT |
178 | /* Number of samples to 'average' */ | |
179 | #define AVG_SIZE 128 | |
180 | #define AVG_FACTOR 1024 | |
c27a02cd YP |
181 | |
182 | #define INC_PERF_COUNTER(cnt) (++(cnt)) | |
183 | #define ADD_PERF_COUNTER(cnt, add) ((cnt) += (add)) | |
184 | #define AVG_PERF_COUNTER(cnt, sample) \ | |
185 | ((cnt) = ((cnt) * (AVG_SIZE - 1) + (sample) * AVG_FACTOR) / AVG_SIZE) | |
186 | #define GET_PERF_COUNTER(cnt) (cnt) | |
187 | #define GET_AVG_PERF_COUNTER(cnt) ((cnt) / AVG_FACTOR) | |
188 | ||
189 | #else | |
190 | ||
c27a02cd YP |
191 | #define INC_PERF_COUNTER(cnt) do {} while (0) |
192 | #define ADD_PERF_COUNTER(cnt, add) do {} while (0) | |
193 | #define AVG_PERF_COUNTER(cnt, sample) do {} while (0) | |
194 | #define GET_PERF_COUNTER(cnt) (0) | |
195 | #define GET_AVG_PERF_COUNTER(cnt) (0) | |
196 | #endif /* MLX4_EN_PERF_STAT */ | |
197 | ||
b97b33a3 EE |
198 | /* Constants for TX flow */ |
199 | enum { | |
200 | MAX_INLINE = 104, /* 128 - 16 - 4 - 4 */ | |
201 | MAX_BF = 256, | |
202 | MIN_PKT_LEN = 17, | |
203 | }; | |
204 | ||
c27a02cd YP |
205 | /* |
206 | * Configurables | |
207 | */ | |
208 | ||
209 | enum cq_type { | |
210 | RX = 0, | |
211 | TX = 1, | |
212 | }; | |
213 | ||
214 | ||
215 | /* | |
216 | * Useful macros | |
217 | */ | |
218 | #define ROUNDUP_LOG2(x) ilog2(roundup_pow_of_two(x)) | |
219 | #define XNOR(x, y) (!(x) == !(y)) | |
c27a02cd YP |
220 | |
221 | ||
222 | struct mlx4_en_tx_info { | |
9ecc2d86 BB |
223 | union { |
224 | struct sk_buff *skb; | |
225 | struct page *page; | |
226 | }; | |
3d03641c ED |
227 | dma_addr_t map0_dma; |
228 | u32 map0_byte_count; | |
98b16349 ED |
229 | u32 nr_txbb; |
230 | u32 nr_bytes; | |
231 | u8 linear; | |
232 | u8 data_offset; | |
233 | u8 inl; | |
234 | u8 ts_requested; | |
3d03641c | 235 | u8 nr_maps; |
98b16349 | 236 | } ____cacheline_aligned_in_smp; |
c27a02cd YP |
237 | |
238 | ||
239 | #define MLX4_EN_BIT_DESC_OWN 0x80000000 | |
240 | #define CTRL_SIZE sizeof(struct mlx4_wqe_ctrl_seg) | |
241 | #define MLX4_EN_MEMTYPE_PAD 0x100 | |
242 | #define DS_SIZE sizeof(struct mlx4_wqe_data_seg) | |
243 | ||
244 | ||
245 | struct mlx4_en_tx_desc { | |
246 | struct mlx4_wqe_ctrl_seg ctrl; | |
247 | union { | |
248 | struct mlx4_wqe_data_seg data; /* at least one data segment */ | |
249 | struct mlx4_wqe_lso_seg lso; | |
250 | struct mlx4_wqe_inline_seg inl; | |
251 | }; | |
252 | }; | |
253 | ||
254 | #define MLX4_EN_USE_SRQ 0x01000000 | |
255 | ||
725c8999 YP |
256 | #define MLX4_EN_CX3_LOW_ID 0x1000 |
257 | #define MLX4_EN_CX3_HIGH_ID 0x1005 | |
258 | ||
c27a02cd | 259 | struct mlx4_en_rx_alloc { |
51151a16 ED |
260 | struct page *page; |
261 | dma_addr_t dma; | |
70fbe079 AV |
262 | u32 page_offset; |
263 | u32 page_size; | |
c27a02cd YP |
264 | }; |
265 | ||
d576acf0 BB |
266 | #define MLX4_EN_CACHE_SIZE (2 * NAPI_POLL_WEIGHT) |
267 | struct mlx4_en_page_cache { | |
268 | u32 index; | |
269 | struct mlx4_en_rx_alloc buf[MLX4_EN_CACHE_SIZE]; | |
270 | }; | |
271 | ||
9ecc2d86 BB |
272 | struct mlx4_en_priv; |
273 | ||
c27a02cd | 274 | struct mlx4_en_tx_ring { |
98b16349 ED |
275 | /* cache line used and dirtied in tx completion |
276 | * (mlx4_en_free_tx_buf()) | |
277 | */ | |
278 | u32 last_nr_txbb; | |
279 | u32 cons; | |
280 | unsigned long wake_queue; | |
281 | ||
282 | /* cache line used and dirtied in mlx4_en_xmit() */ | |
283 | u32 prod ____cacheline_aligned_in_smp; | |
284 | unsigned long bytes; | |
285 | unsigned long packets; | |
286 | unsigned long tx_csum; | |
287 | unsigned long tso_packets; | |
288 | unsigned long xmit_more; | |
63a664b7 | 289 | unsigned int tx_dropped; |
98b16349 ED |
290 | struct mlx4_bf bf; |
291 | unsigned long queue_stopped; | |
292 | ||
293 | /* Following part should be mostly read */ | |
294 | cpumask_t affinity_mask; | |
295 | struct mlx4_qp qp; | |
c27a02cd | 296 | struct mlx4_hwq_resources wqres; |
98b16349 ED |
297 | u32 size; /* number of TXBBs */ |
298 | u32 size_mask; | |
299 | u16 stride; | |
488a9b48 | 300 | u32 full_size; |
98b16349 ED |
301 | u16 cqn; /* index of port CQ associated with this ring */ |
302 | u32 buf_size; | |
6a4e8121 ED |
303 | __be32 doorbell_qpn; |
304 | __be32 mr_key; | |
98b16349 ED |
305 | void *buf; |
306 | struct mlx4_en_tx_info *tx_info; | |
9ecc2d86 BB |
307 | struct mlx4_en_rx_ring *recycle_ring; |
308 | u32 (*free_tx_desc)(struct mlx4_en_priv *priv, | |
309 | struct mlx4_en_tx_ring *ring, | |
310 | int index, u8 owner, | |
311 | u64 timestamp, int napi_mode); | |
98b16349 ED |
312 | u8 *bounce_buf; |
313 | struct mlx4_qp_context context; | |
314 | int qpn; | |
315 | enum mlx4_qp_state qp_state; | |
316 | u8 queue_index; | |
317 | bool bf_enabled; | |
318 | bool bf_alloced; | |
319 | struct netdev_queue *tx_queue; | |
320 | int hwtstamp_tx_type; | |
98b16349 | 321 | } ____cacheline_aligned_in_smp; |
c27a02cd YP |
322 | |
323 | struct mlx4_en_rx_desc { | |
c27a02cd YP |
324 | /* actual number of entries depends on rx ring stride */ |
325 | struct mlx4_wqe_data_seg data[0]; | |
326 | }; | |
327 | ||
328 | struct mlx4_en_rx_ring { | |
c27a02cd YP |
329 | struct mlx4_hwq_resources wqres; |
330 | struct mlx4_en_rx_alloc page_alloc[MLX4_EN_MAX_RX_FRAGS]; | |
c27a02cd YP |
331 | u32 size ; /* number of Rx descs*/ |
332 | u32 actual_size; | |
333 | u32 size_mask; | |
334 | u16 stride; | |
335 | u16 log_stride; | |
336 | u16 cqn; /* index of port CQ associated with this ring */ | |
337 | u32 prod; | |
338 | u32 cons; | |
339 | u32 buf_size; | |
4a5f4dd8 | 340 | u8 fcs_del; |
c27a02cd YP |
341 | void *buf; |
342 | void *rx_info; | |
326fe02d | 343 | struct bpf_prog __rcu *xdp_prog; |
d576acf0 | 344 | struct mlx4_en_page_cache page_cache; |
c27a02cd YP |
345 | unsigned long bytes; |
346 | unsigned long packets; | |
ad04378c YP |
347 | unsigned long csum_ok; |
348 | unsigned long csum_none; | |
f8c6455b | 349 | unsigned long csum_complete; |
d21ed3a3 | 350 | unsigned long dropped; |
ec693d47 | 351 | int hwtstamp_rx_filter; |
9e311e77 | 352 | cpumask_var_t affinity_mask; |
c27a02cd YP |
353 | }; |
354 | ||
c27a02cd YP |
355 | struct mlx4_en_cq { |
356 | struct mlx4_cq mcq; | |
357 | struct mlx4_hwq_resources wqres; | |
358 | int ring; | |
c27a02cd YP |
359 | struct net_device *dev; |
360 | struct napi_struct napi; | |
c27a02cd YP |
361 | int size; |
362 | int buf_size; | |
c66fa19c | 363 | int vector; |
c27a02cd YP |
364 | enum cq_type is_tx; |
365 | u16 moder_time; | |
366 | u16 moder_cnt; | |
c27a02cd YP |
367 | struct mlx4_cqe *buf; |
368 | #define MLX4_EN_OPCODE_ERROR 0x1e | |
9e77a2b8 | 369 | |
35f6f453 | 370 | struct irq_desc *irq_desc; |
c27a02cd YP |
371 | }; |
372 | ||
373 | struct mlx4_en_port_profile { | |
374 | u32 flags; | |
375 | u32 tx_ring_num; | |
376 | u32 rx_ring_num; | |
377 | u32 tx_ring_size; | |
378 | u32 rx_ring_size; | |
ec25bc04 | 379 | u8 num_tx_rings_p_up; |
d53b93f2 YP |
380 | u8 rx_pause; |
381 | u8 rx_ppp; | |
382 | u8 tx_pause; | |
383 | u8 tx_ppp; | |
93d3e367 | 384 | int rss_rings; |
b97b33a3 | 385 | int inline_thold; |
ec25bc04 | 386 | struct hwtstamp_config hwtstamp_config; |
c27a02cd YP |
387 | }; |
388 | ||
389 | struct mlx4_en_profile { | |
0533943c | 390 | int udp_rss; |
c27a02cd YP |
391 | u8 rss_mask; |
392 | u32 active_ports; | |
393 | u32 small_pkt_int; | |
c27a02cd | 394 | u8 no_reset; |
bc6a4744 | 395 | u8 num_tx_rings_p_up; |
c27a02cd YP |
396 | struct mlx4_en_port_profile prof[MLX4_MAX_PORTS + 1]; |
397 | }; | |
398 | ||
399 | struct mlx4_en_dev { | |
400 | struct mlx4_dev *dev; | |
401 | struct pci_dev *pdev; | |
402 | struct mutex state_lock; | |
403 | struct net_device *pndev[MLX4_MAX_PORTS + 1]; | |
5da03547 | 404 | struct net_device *upper[MLX4_MAX_PORTS + 1]; |
c27a02cd YP |
405 | u32 port_cnt; |
406 | bool device_up; | |
407 | struct mlx4_en_profile profile; | |
408 | u32 LSO_support; | |
409 | struct workqueue_struct *workqueue; | |
410 | struct device *dma_device; | |
411 | void __iomem *uar_map; | |
412 | struct mlx4_uar priv_uar; | |
413 | struct mlx4_mr mr; | |
414 | u32 priv_pdn; | |
415 | spinlock_t uar_lock; | |
d7e1a487 | 416 | u8 mac_removed[MLX4_MAX_PORTS + 1]; |
ad7d4eae SB |
417 | rwlock_t clock_lock; |
418 | u32 nominal_c_mult; | |
ec693d47 AV |
419 | struct cyclecounter cycles; |
420 | struct timecounter clock; | |
421 | unsigned long last_overflow_check; | |
b6c39bfc | 422 | unsigned long overflow_period; |
ad7d4eae SB |
423 | struct ptp_clock *ptp_clock; |
424 | struct ptp_clock_info ptp_clock_info; | |
5da03547 | 425 | struct notifier_block nb; |
c27a02cd YP |
426 | }; |
427 | ||
428 | ||
429 | struct mlx4_en_rss_map { | |
c27a02cd | 430 | int base_qpn; |
b6b912e0 YP |
431 | struct mlx4_qp qps[MAX_RX_RINGS]; |
432 | enum mlx4_qp_state state[MAX_RX_RINGS]; | |
c27a02cd YP |
433 | struct mlx4_qp indir_qp; |
434 | enum mlx4_qp_state indir_state; | |
435 | }; | |
436 | ||
2c762679 SM |
437 | enum mlx4_en_port_flag { |
438 | MLX4_EN_PORT_ANC = 1<<0, /* Auto-negotiation complete */ | |
439 | MLX4_EN_PORT_ANE = 1<<1, /* Auto-negotiation enabled */ | |
440 | }; | |
441 | ||
e7c1c2c4 YP |
442 | struct mlx4_en_port_state { |
443 | int link_state; | |
444 | int link_speed; | |
2c762679 SM |
445 | int transceiver; |
446 | u32 flags; | |
e7c1c2c4 YP |
447 | }; |
448 | ||
6d199937 YP |
449 | enum mlx4_en_mclist_act { |
450 | MCLIST_NONE, | |
451 | MCLIST_REM, | |
452 | MCLIST_ADD, | |
453 | }; | |
454 | ||
455 | struct mlx4_en_mc_list { | |
456 | struct list_head list; | |
457 | enum mlx4_en_mclist_act action; | |
458 | u8 addr[ETH_ALEN]; | |
0ff1fb65 | 459 | u64 reg_id; |
837052d0 | 460 | u64 tunnel_reg_id; |
6d199937 YP |
461 | }; |
462 | ||
c27a02cd YP |
463 | struct mlx4_en_frag_info { |
464 | u16 frag_size; | |
465 | u16 frag_prefix_size; | |
d576acf0 BB |
466 | u32 frag_stride; |
467 | enum dma_data_direction dma_dir; | |
468 | int order; | |
c27a02cd YP |
469 | }; |
470 | ||
564c274c AV |
471 | #ifdef CONFIG_MLX4_EN_DCB |
472 | /* Minimal TC BW - setting to 0 will block traffic */ | |
473 | #define MLX4_EN_BW_MIN 1 | |
474 | #define MLX4_EN_BW_MAX 100 /* Utilize 100% of the line */ | |
475 | ||
476 | #define MLX4_EN_TC_ETS 7 | |
477 | ||
af7d5185 RS |
478 | enum dcb_pfc_type { |
479 | pfc_disabled = 0, | |
480 | pfc_enabled_full, | |
481 | pfc_enabled_tx, | |
482 | pfc_enabled_rx | |
483 | }; | |
484 | ||
af7d5185 RS |
485 | struct mlx4_en_cee_config { |
486 | bool pfc_state; | |
564ed9b1 | 487 | enum dcb_pfc_type dcb_pfc[MLX4_EN_NUM_UP]; |
af7d5185 | 488 | }; |
564c274c AV |
489 | #endif |
490 | ||
82067281 | 491 | struct ethtool_flow_id { |
0d256c0e | 492 | struct list_head list; |
82067281 HHZ |
493 | struct ethtool_rx_flow_spec flow_spec; |
494 | u64 id; | |
495 | }; | |
496 | ||
79aeaccd YB |
497 | enum { |
498 | MLX4_EN_FLAG_PROMISC = (1 << 0), | |
499 | MLX4_EN_FLAG_MC_PROMISC = (1 << 1), | |
500 | /* whether we need to enable hardware loopback by putting dmac | |
501 | * in Tx WQE | |
502 | */ | |
503 | MLX4_EN_FLAG_ENABLE_HW_LOOPBACK = (1 << 2), | |
504 | /* whether we need to drop packets that hardware loopback-ed */ | |
cc5387f7 | 505 | MLX4_EN_FLAG_RX_FILTER_NEEDED = (1 << 3), |
f8c6455b SM |
506 | MLX4_EN_FLAG_FORCE_PROMISC = (1 << 4), |
507 | MLX4_EN_FLAG_RX_CSUM_NON_TCP_UDP = (1 << 5), | |
af7d5185 RS |
508 | #ifdef CONFIG_MLX4_EN_DCB |
509 | MLX4_EN_FLAG_DCB_ENABLED = (1 << 6), | |
510 | #endif | |
79aeaccd YB |
511 | }; |
512 | ||
51af33cf | 513 | #define PORT_BEACON_MAX_LIMIT (65535) |
c07cb4b0 YB |
514 | #define MLX4_EN_MAC_HASH_SIZE (1 << BITS_PER_BYTE) |
515 | #define MLX4_EN_MAC_HASH_IDX 5 | |
516 | ||
3da8a36c EBE |
517 | struct mlx4_en_stats_bitmap { |
518 | DECLARE_BITMAP(bitmap, NUM_ALL_STATS); | |
519 | struct mutex mutex; /* for mutual access to stats bitmap */ | |
520 | }; | |
521 | ||
c27a02cd YP |
522 | struct mlx4_en_priv { |
523 | struct mlx4_en_dev *mdev; | |
524 | struct mlx4_en_port_profile *prof; | |
525 | struct net_device *dev; | |
f1b553fb | 526 | unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)]; |
e7c1c2c4 | 527 | struct mlx4_en_port_state port_state; |
c27a02cd | 528 | spinlock_t stats_lock; |
82067281 | 529 | struct ethtool_flow_id ethtool_rules[MAX_NUM_OF_FS_RULES]; |
0d256c0e HHZ |
530 | /* To allow rules removal while port is going down */ |
531 | struct list_head ethtool_list; | |
c27a02cd | 532 | |
6b4d8d9f | 533 | unsigned long last_moder_packets[MAX_RX_RINGS]; |
c27a02cd | 534 | unsigned long last_moder_tx_packets; |
6b4d8d9f | 535 | unsigned long last_moder_bytes[MAX_RX_RINGS]; |
c27a02cd | 536 | unsigned long last_moder_jiffies; |
6b4d8d9f | 537 | int last_moder_time[MAX_RX_RINGS]; |
c27a02cd YP |
538 | u16 rx_usecs; |
539 | u16 rx_frames; | |
540 | u16 tx_usecs; | |
541 | u16 tx_frames; | |
542 | u32 pkt_rate_low; | |
543 | u16 rx_usecs_low; | |
544 | u32 pkt_rate_high; | |
545 | u16 rx_usecs_high; | |
546 | u16 sample_interval; | |
547 | u16 adaptive_rx_coal; | |
548 | u32 msg_enable; | |
e7c1c2c4 YP |
549 | u32 loopback_ok; |
550 | u32 validate_loopback; | |
c27a02cd YP |
551 | |
552 | struct mlx4_hwq_resources res; | |
553 | int link_state; | |
554 | int last_link_state; | |
555 | bool port_up; | |
556 | int port; | |
557 | int registered; | |
558 | int allocated; | |
559 | int stride; | |
2695bab2 | 560 | unsigned char current_mac[ETH_ALEN + 2]; |
c27a02cd YP |
561 | int mac_index; |
562 | unsigned max_mtu; | |
563 | int base_qpn; | |
08ff3235 | 564 | int cqe_factor; |
b1b6b4da | 565 | int cqe_size; |
c27a02cd YP |
566 | |
567 | struct mlx4_en_rss_map rss_map; | |
4ef2a435 | 568 | __be32 ctrl_flags; |
c27a02cd | 569 | u32 flags; |
d317966b | 570 | u8 num_tx_rings_p_up; |
fbc6daf1 | 571 | u32 tx_work_limit; |
c27a02cd YP |
572 | u32 tx_ring_num; |
573 | u32 rx_ring_num; | |
574 | u32 rx_skb_size; | |
575 | struct mlx4_en_frag_info frag_info[MLX4_EN_MAX_RX_FRAGS]; | |
576 | u16 num_frags; | |
577 | u16 log_rx_info; | |
47a38e15 | 578 | int xdp_ring_num; |
c27a02cd | 579 | |
41d942d5 EE |
580 | struct mlx4_en_tx_ring **tx_ring; |
581 | struct mlx4_en_rx_ring *rx_ring[MAX_RX_RINGS]; | |
582 | struct mlx4_en_cq **tx_cq; | |
583 | struct mlx4_en_cq *rx_cq[MAX_RX_RINGS]; | |
cabdc8ee | 584 | struct mlx4_qp drop_qp; |
0eb74fdd | 585 | struct work_struct rx_mode_task; |
c27a02cd YP |
586 | struct work_struct watchdog_task; |
587 | struct work_struct linkstate_task; | |
588 | struct delayed_work stats_task; | |
b6c39bfc | 589 | struct delayed_work service_task; |
1b136de1 OG |
590 | struct work_struct vxlan_add_task; |
591 | struct work_struct vxlan_del_task; | |
c27a02cd YP |
592 | struct mlx4_en_perf_stats pstats; |
593 | struct mlx4_en_pkt_stats pkstats; | |
b42de4d0 | 594 | struct mlx4_en_counter_stats pf_stats; |
0b131561 MB |
595 | struct mlx4_en_flow_stats_rx rx_priority_flowstats[MLX4_NUM_PRIORITIES]; |
596 | struct mlx4_en_flow_stats_tx tx_priority_flowstats[MLX4_NUM_PRIORITIES]; | |
597 | struct mlx4_en_flow_stats_rx rx_flowstats; | |
598 | struct mlx4_en_flow_stats_tx tx_flowstats; | |
c27a02cd | 599 | struct mlx4_en_port_stats port_stats; |
3da8a36c | 600 | struct mlx4_en_stats_bitmap stats_bitmap; |
6d199937 YP |
601 | struct list_head mc_list; |
602 | struct list_head curr_list; | |
0ff1fb65 | 603 | u64 broadcast_id; |
c27a02cd | 604 | struct mlx4_en_stat_out_mbox hw_stats; |
4c3eb3ca | 605 | int vids[128]; |
14c07b13 | 606 | bool wol; |
ebf8c9aa | 607 | struct device *ddev; |
c07cb4b0 | 608 | struct hlist_head mac_hash[MLX4_EN_MAC_HASH_SIZE]; |
ec693d47 | 609 | struct hwtstamp_config hwtstamp_config; |
6de5f7f6 | 610 | u32 counter_index; |
564c274c AV |
611 | |
612 | #ifdef CONFIG_MLX4_EN_DCB | |
af7d5185 | 613 | #define MLX4_EN_DCB_ENABLED 0x3 |
564c274c | 614 | struct ieee_ets ets; |
109d2446 | 615 | u16 maxrate[IEEE_8021QAZ_MAX_TCS]; |
708b869b | 616 | enum dcbnl_cndd_states cndd_state[IEEE_8021QAZ_MAX_TCS]; |
564ed9b1 TT |
617 | struct mlx4_en_cee_config cee_config; |
618 | u8 dcbx_cap; | |
564c274c | 619 | #endif |
1eb8c695 AV |
620 | #ifdef CONFIG_RFS_ACCEL |
621 | spinlock_t filters_lock; | |
622 | int last_filter_id; | |
623 | struct list_head filters; | |
624 | struct hlist_head filter_hash[1 << MLX4_EN_FILTER_HASH_SHIFT]; | |
625 | #endif | |
837052d0 | 626 | u64 tunnel_reg_id; |
1b136de1 | 627 | __be16 vxlan_port; |
0fef9d03 AV |
628 | |
629 | u32 pflags; | |
bd635c35 | 630 | u8 rss_key[MLX4_EN_RSS_KEY_SIZE]; |
947cbb0a | 631 | u8 rss_hash_fn; |
14c07b13 YP |
632 | }; |
633 | ||
634 | enum mlx4_en_wol { | |
635 | MLX4_EN_WOL_MAGIC = (1ULL << 61), | |
636 | MLX4_EN_WOL_ENABLED = (1ULL << 62), | |
c27a02cd YP |
637 | }; |
638 | ||
16a10ffd | 639 | struct mlx4_mac_entry { |
c07cb4b0 | 640 | struct hlist_node hlist; |
16a10ffd YB |
641 | unsigned char mac[ETH_ALEN + 2]; |
642 | u64 reg_id; | |
c07cb4b0 | 643 | struct rcu_head rcu; |
16a10ffd YB |
644 | }; |
645 | ||
b1b6b4da IS |
646 | static inline struct mlx4_cqe *mlx4_en_get_cqe(void *buf, int idx, int cqe_sz) |
647 | { | |
648 | return buf + idx * cqe_sz; | |
649 | } | |
650 | ||
0d9fdaa9 | 651 | #define MLX4_EN_WOL_DO_MODIFY (1ULL << 63) |
c27a02cd | 652 | |
3d8f7cc7 | 653 | void mlx4_en_init_ptys2ethtool_map(void); |
79aeaccd YB |
654 | void mlx4_en_update_loopback_state(struct net_device *dev, |
655 | netdev_features_t features); | |
656 | ||
c27a02cd YP |
657 | void mlx4_en_destroy_netdev(struct net_device *dev); |
658 | int mlx4_en_init_netdev(struct mlx4_en_dev *mdev, int port, | |
659 | struct mlx4_en_port_profile *prof); | |
660 | ||
18cc42a3 | 661 | int mlx4_en_start_port(struct net_device *dev); |
3484aac1 | 662 | void mlx4_en_stop_port(struct net_device *dev, int detach); |
18cc42a3 | 663 | |
6fcd2735 | 664 | void mlx4_en_set_stats_bitmap(struct mlx4_dev *dev, |
0b131561 MB |
665 | struct mlx4_en_stats_bitmap *stats_bitmap, |
666 | u8 rx_ppp, u8 rx_pause, | |
667 | u8 tx_ppp, u8 tx_pause); | |
ffa88f37 | 668 | |
ec25bc04 EE |
669 | int mlx4_en_try_alloc_resources(struct mlx4_en_priv *priv, |
670 | struct mlx4_en_priv *tmp, | |
671 | struct mlx4_en_port_profile *prof); | |
672 | void mlx4_en_safe_replace_resources(struct mlx4_en_priv *priv, | |
673 | struct mlx4_en_priv *tmp); | |
18cc42a3 | 674 | |
41d942d5 | 675 | int mlx4_en_create_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq **pcq, |
163561a4 | 676 | int entries, int ring, enum cq_type mode, int node); |
41d942d5 | 677 | void mlx4_en_destroy_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq **pcq); |
76532d0c AG |
678 | int mlx4_en_activate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq, |
679 | int cq_idx); | |
c27a02cd YP |
680 | void mlx4_en_deactivate_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); |
681 | int mlx4_en_set_cq_moder(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); | |
682 | int mlx4_en_arm_cq(struct mlx4_en_priv *priv, struct mlx4_en_cq *cq); | |
683 | ||
c27a02cd | 684 | void mlx4_en_tx_irq(struct mlx4_cq *mcq); |
f663dd9a | 685 | u16 mlx4_en_select_queue(struct net_device *dev, struct sk_buff *skb, |
99932d4f | 686 | void *accel_priv, select_queue_fallback_t fallback); |
61357325 | 687 | netdev_tx_t mlx4_en_xmit(struct sk_buff *skb, struct net_device *dev); |
9ecc2d86 BB |
688 | netdev_tx_t mlx4_en_xmit_frame(struct mlx4_en_rx_alloc *frame, |
689 | struct net_device *dev, unsigned int length, | |
690 | int tx_ind, int *doorbell_pending); | |
691 | void mlx4_en_xmit_doorbell(struct mlx4_en_tx_ring *ring); | |
692 | bool mlx4_en_rx_recycle(struct mlx4_en_rx_ring *ring, | |
693 | struct mlx4_en_rx_alloc *frame); | |
c27a02cd | 694 | |
41d942d5 EE |
695 | int mlx4_en_create_tx_ring(struct mlx4_en_priv *priv, |
696 | struct mlx4_en_tx_ring **pring, | |
ddae0349 | 697 | u32 size, u16 stride, |
d03a68f8 | 698 | int node, int queue_index); |
41d942d5 EE |
699 | void mlx4_en_destroy_tx_ring(struct mlx4_en_priv *priv, |
700 | struct mlx4_en_tx_ring **pring); | |
c27a02cd YP |
701 | int mlx4_en_activate_tx_ring(struct mlx4_en_priv *priv, |
702 | struct mlx4_en_tx_ring *ring, | |
0e98b523 | 703 | int cq, int user_prio); |
c27a02cd YP |
704 | void mlx4_en_deactivate_tx_ring(struct mlx4_en_priv *priv, |
705 | struct mlx4_en_tx_ring *ring); | |
02512482 | 706 | void mlx4_en_set_num_rx_rings(struct mlx4_en_dev *mdev); |
07841f9d | 707 | void mlx4_en_recover_from_oom(struct mlx4_en_priv *priv); |
c27a02cd | 708 | int mlx4_en_create_rx_ring(struct mlx4_en_priv *priv, |
41d942d5 | 709 | struct mlx4_en_rx_ring **pring, |
163561a4 | 710 | u32 size, u16 stride, int node); |
c27a02cd | 711 | void mlx4_en_destroy_rx_ring(struct mlx4_en_priv *priv, |
41d942d5 | 712 | struct mlx4_en_rx_ring **pring, |
68355f71 | 713 | u32 size, u16 stride); |
c27a02cd YP |
714 | int mlx4_en_activate_rx_rings(struct mlx4_en_priv *priv); |
715 | void mlx4_en_deactivate_rx_ring(struct mlx4_en_priv *priv, | |
716 | struct mlx4_en_rx_ring *ring); | |
717 | int mlx4_en_process_rx_cq(struct net_device *dev, | |
718 | struct mlx4_en_cq *cq, | |
719 | int budget); | |
720 | int mlx4_en_poll_rx_cq(struct napi_struct *napi, int budget); | |
0276a330 | 721 | int mlx4_en_poll_tx_cq(struct napi_struct *napi, int budget); |
9ecc2d86 BB |
722 | u32 mlx4_en_free_tx_desc(struct mlx4_en_priv *priv, |
723 | struct mlx4_en_tx_ring *ring, | |
724 | int index, u8 owner, u64 timestamp, | |
725 | int napi_mode); | |
726 | u32 mlx4_en_recycle_tx_desc(struct mlx4_en_priv *priv, | |
727 | struct mlx4_en_tx_ring *ring, | |
728 | int index, u8 owner, u64 timestamp, | |
729 | int napi_mode); | |
c27a02cd | 730 | void mlx4_en_fill_qp_context(struct mlx4_en_priv *priv, int size, int stride, |
0e98b523 AV |
731 | int is_tx, int rss, int qpn, int cqn, int user_prio, |
732 | struct mlx4_qp_context *context); | |
966508f7 | 733 | void mlx4_en_sqp_event(struct mlx4_qp *qp, enum mlx4_event event); |
74194fb9 MG |
734 | int mlx4_en_change_mcast_lb(struct mlx4_en_priv *priv, struct mlx4_qp *qp, |
735 | int loopback); | |
c27a02cd | 736 | void mlx4_en_calc_rx_buf(struct net_device *dev); |
c27a02cd YP |
737 | int mlx4_en_config_rss_steer(struct mlx4_en_priv *priv); |
738 | void mlx4_en_release_rss_steer(struct mlx4_en_priv *priv); | |
cabdc8ee HHZ |
739 | int mlx4_en_create_drop_qp(struct mlx4_en_priv *priv); |
740 | void mlx4_en_destroy_drop_qp(struct mlx4_en_priv *priv); | |
c27a02cd | 741 | int mlx4_en_free_tx_buf(struct net_device *dev, struct mlx4_en_tx_ring *ring); |
c27a02cd YP |
742 | void mlx4_en_rx_irq(struct mlx4_cq *mcq); |
743 | ||
744 | int mlx4_SET_MCAST_FLTR(struct mlx4_dev *dev, u8 port, u64 mac, u64 clear, u8 mode); | |
f1b553fb | 745 | int mlx4_SET_VLAN_FLTR(struct mlx4_dev *dev, struct mlx4_en_priv *priv); |
c27a02cd YP |
746 | |
747 | int mlx4_en_DUMP_ETH_STATS(struct mlx4_en_dev *mdev, u8 port, u8 reset); | |
e7c1c2c4 YP |
748 | int mlx4_en_QUERY_PORT(struct mlx4_en_dev *mdev, u8 port); |
749 | ||
564c274c AV |
750 | #ifdef CONFIG_MLX4_EN_DCB |
751 | extern const struct dcbnl_rtnl_ops mlx4_en_dcbnl_ops; | |
540b3a39 | 752 | extern const struct dcbnl_rtnl_ops mlx4_en_dcbnl_pfc_ops; |
564c274c AV |
753 | #endif |
754 | ||
d317966b AV |
755 | int mlx4_en_setup_tc(struct net_device *dev, u8 up); |
756 | ||
1eb8c695 | 757 | #ifdef CONFIG_RFS_ACCEL |
41d942d5 | 758 | void mlx4_en_cleanup_filters(struct mlx4_en_priv *priv); |
1eb8c695 AV |
759 | #endif |
760 | ||
e7c1c2c4 YP |
761 | #define MLX4_EN_NUM_SELF_TEST 5 |
762 | void mlx4_en_ex_selftest(struct net_device *dev, u32 *flags, u64 *buf); | |
b6c39bfc | 763 | void mlx4_en_ptp_overflow_check(struct mlx4_en_dev *mdev); |
c27a02cd | 764 | |
7787fa66 SM |
765 | #define DEV_FEATURE_CHANGED(dev, new_features, feature) \ |
766 | ((dev->features & feature) ^ (new_features & feature)) | |
767 | ||
768 | int mlx4_en_reset_config(struct net_device *dev, | |
769 | struct hwtstamp_config ts_config, | |
770 | netdev_features_t new_features); | |
0b131561 MB |
771 | void mlx4_en_update_pfc_stats_bitmap(struct mlx4_dev *dev, |
772 | struct mlx4_en_stats_bitmap *stats_bitmap, | |
773 | u8 rx_ppp, u8 rx_pause, | |
774 | u8 tx_ppp, u8 tx_pause); | |
5da03547 MS |
775 | int mlx4_en_netdev_event(struct notifier_block *this, |
776 | unsigned long event, void *ptr); | |
777 | ||
c27a02cd | 778 | /* |
ec693d47 AV |
779 | * Functions for time stamping |
780 | */ | |
781 | u64 mlx4_en_get_cqe_ts(struct mlx4_cqe *cqe); | |
782 | void mlx4_en_fill_hwtstamps(struct mlx4_en_dev *mdev, | |
783 | struct skb_shared_hwtstamps *hwts, | |
784 | u64 timestamp); | |
785 | void mlx4_en_init_timestamp(struct mlx4_en_dev *mdev); | |
ad7d4eae | 786 | void mlx4_en_remove_timestamp(struct mlx4_en_dev *mdev); |
ec693d47 AV |
787 | |
788 | /* Globals | |
c27a02cd YP |
789 | */ |
790 | extern const struct ethtool_ops mlx4_en_ethtool_ops; | |
0a645e80 JP |
791 | |
792 | ||
793 | ||
794 | /* | |
795 | * printk / logging functions | |
796 | */ | |
797 | ||
b9075fa9 | 798 | __printf(3, 4) |
0c87b29c JP |
799 | void en_print(const char *level, const struct mlx4_en_priv *priv, |
800 | const char *format, ...); | |
0a645e80 | 801 | |
1a91de28 JP |
802 | #define en_dbg(mlevel, priv, format, ...) \ |
803 | do { \ | |
804 | if (NETIF_MSG_##mlevel & (priv)->msg_enable) \ | |
805 | en_print(KERN_DEBUG, priv, format, ##__VA_ARGS__); \ | |
0a645e80 | 806 | } while (0) |
1a91de28 JP |
807 | #define en_warn(priv, format, ...) \ |
808 | en_print(KERN_WARNING, priv, format, ##__VA_ARGS__) | |
809 | #define en_err(priv, format, ...) \ | |
810 | en_print(KERN_ERR, priv, format, ##__VA_ARGS__) | |
811 | #define en_info(priv, format, ...) \ | |
812 | en_print(KERN_INFO, priv, format, ##__VA_ARGS__) | |
813 | ||
814 | #define mlx4_err(mdev, format, ...) \ | |
815 | pr_err(DRV_NAME " %s: " format, \ | |
816 | dev_name(&(mdev)->pdev->dev), ##__VA_ARGS__) | |
817 | #define mlx4_info(mdev, format, ...) \ | |
818 | pr_info(DRV_NAME " %s: " format, \ | |
819 | dev_name(&(mdev)->pdev->dev), ##__VA_ARGS__) | |
820 | #define mlx4_warn(mdev, format, ...) \ | |
821 | pr_warn(DRV_NAME " %s: " format, \ | |
822 | dev_name(&(mdev)->pdev->dev), ##__VA_ARGS__) | |
0a645e80 | 823 | |
c27a02cd | 824 | #endif |