Commit | Line | Data |
---|---|---|
1053d35f RR |
1 | /****************************************************************************** |
2 | * | |
51368bf7 | 3 | * Copyright(c) 2003 - 2014 Intel Corporation. All rights reserved. |
4cbb8e50 LC |
4 | * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH |
5 | * Copyright(c) 2016 Intel Deutschland GmbH | |
1053d35f RR |
6 | * |
7 | * Portions of this file are derived from the ipw3945 project, as well | |
8 | * as portions of the ieee80211 subsystem header files. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify it | |
11 | * under the terms of version 2 of the GNU General Public License as | |
12 | * published by the Free Software Foundation. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
15 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
16 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
17 | * more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License along with | |
20 | * this program; if not, write to the Free Software Foundation, Inc., | |
21 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
22 | * | |
23 | * The full GNU General Public License is included in this distribution in the | |
24 | * file called LICENSE. | |
25 | * | |
26 | * Contact Information: | |
cb2f8277 | 27 | * Intel Linux Wireless <linuxwifi@intel.com> |
1053d35f RR |
28 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
29 | * | |
30 | *****************************************************************************/ | |
fd4abac5 | 31 | #include <linux/etherdevice.h> |
6eb5e529 | 32 | #include <linux/ieee80211.h> |
5a0e3ad6 | 33 | #include <linux/slab.h> |
253a634c | 34 | #include <linux/sched.h> |
71b1230c | 35 | #include <linux/pm_runtime.h> |
6eb5e529 EG |
36 | #include <net/ip6_checksum.h> |
37 | #include <net/tso.h> | |
253a634c | 38 | |
522376d2 EG |
39 | #include "iwl-debug.h" |
40 | #include "iwl-csr.h" | |
41 | #include "iwl-prph.h" | |
1053d35f | 42 | #include "iwl-io.h" |
680073b7 | 43 | #include "iwl-scd.h" |
ed277c93 | 44 | #include "iwl-op-mode.h" |
6468a01a | 45 | #include "internal.h" |
6238b008 | 46 | /* FIXME: need to abstract out TX command (once we know what it looks like) */ |
1023fdc4 | 47 | #include "dvm/commands.h" |
1053d35f | 48 | |
522376d2 EG |
49 | #define IWL_TX_CRC_SIZE 4 |
50 | #define IWL_TX_DELIMITER_SIZE 4 | |
51 | ||
f02831be EG |
52 | /*************** DMA-QUEUE-GENERAL-FUNCTIONS ***** |
53 | * DMA services | |
54 | * | |
55 | * Theory of operation | |
56 | * | |
57 | * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer | |
58 | * of buffer descriptors, each of which points to one or more data buffers for | |
59 | * the device to read from or fill. Driver and device exchange status of each | |
60 | * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty | |
61 | * entries in each circular buffer, to protect against confusing empty and full | |
62 | * queue states. | |
63 | * | |
64 | * The device reads or writes the data in the queues via the device's several | |
65 | * DMA/FIFO channels. Each queue is mapped to a single DMA channel. | |
66 | * | |
67 | * For Tx queue, there are low mark and high mark limits. If, after queuing | |
68 | * the packet for Tx, free space become < low mark, Tx queue stopped. When | |
69 | * reclaiming packets (on 'tx done IRQ), if free space become > high mark, | |
70 | * Tx queue resumed. | |
71 | * | |
72 | ***************************************************/ | |
e22744af | 73 | |
f02831be EG |
74 | static int iwl_queue_space(const struct iwl_queue *q) |
75 | { | |
a9b29246 IY |
76 | unsigned int max; |
77 | unsigned int used; | |
f02831be | 78 | |
a9b29246 IY |
79 | /* |
80 | * To avoid ambiguity between empty and completely full queues, there | |
83f32a4b JB |
81 | * should always be less than TFD_QUEUE_SIZE_MAX elements in the queue. |
82 | * If q->n_window is smaller than TFD_QUEUE_SIZE_MAX, there is no need | |
83 | * to reserve any queue entries for this purpose. | |
a9b29246 | 84 | */ |
83f32a4b | 85 | if (q->n_window < TFD_QUEUE_SIZE_MAX) |
a9b29246 IY |
86 | max = q->n_window; |
87 | else | |
83f32a4b | 88 | max = TFD_QUEUE_SIZE_MAX - 1; |
f02831be | 89 | |
a9b29246 | 90 | /* |
83f32a4b JB |
91 | * TFD_QUEUE_SIZE_MAX is a power of 2, so the following is equivalent to |
92 | * modulo by TFD_QUEUE_SIZE_MAX and is well defined. | |
a9b29246 | 93 | */ |
83f32a4b | 94 | used = (q->write_ptr - q->read_ptr) & (TFD_QUEUE_SIZE_MAX - 1); |
a9b29246 IY |
95 | |
96 | if (WARN_ON(used > max)) | |
97 | return 0; | |
98 | ||
99 | return max - used; | |
f02831be EG |
100 | } |
101 | ||
102 | /* | |
103 | * iwl_queue_init - Initialize queue's high/low-water and read/write indexes | |
104 | */ | |
83f32a4b | 105 | static int iwl_queue_init(struct iwl_queue *q, int slots_num, u32 id) |
f02831be | 106 | { |
f02831be EG |
107 | q->n_window = slots_num; |
108 | q->id = id; | |
109 | ||
f02831be EG |
110 | /* slots_num must be power-of-two size, otherwise |
111 | * get_cmd_index is broken. */ | |
112 | if (WARN_ON(!is_power_of_2(slots_num))) | |
113 | return -EINVAL; | |
114 | ||
115 | q->low_mark = q->n_window / 4; | |
116 | if (q->low_mark < 4) | |
117 | q->low_mark = 4; | |
118 | ||
119 | q->high_mark = q->n_window / 8; | |
120 | if (q->high_mark < 2) | |
121 | q->high_mark = 2; | |
122 | ||
123 | q->write_ptr = 0; | |
124 | q->read_ptr = 0; | |
125 | ||
126 | return 0; | |
127 | } | |
128 | ||
f02831be EG |
129 | static int iwl_pcie_alloc_dma_ptr(struct iwl_trans *trans, |
130 | struct iwl_dma_ptr *ptr, size_t size) | |
131 | { | |
132 | if (WARN_ON(ptr->addr)) | |
133 | return -EINVAL; | |
134 | ||
135 | ptr->addr = dma_alloc_coherent(trans->dev, size, | |
136 | &ptr->dma, GFP_KERNEL); | |
137 | if (!ptr->addr) | |
138 | return -ENOMEM; | |
139 | ptr->size = size; | |
140 | return 0; | |
141 | } | |
142 | ||
143 | static void iwl_pcie_free_dma_ptr(struct iwl_trans *trans, | |
144 | struct iwl_dma_ptr *ptr) | |
145 | { | |
146 | if (unlikely(!ptr->addr)) | |
147 | return; | |
148 | ||
149 | dma_free_coherent(trans->dev, ptr->size, ptr->addr, ptr->dma); | |
150 | memset(ptr, 0, sizeof(*ptr)); | |
151 | } | |
152 | ||
153 | static void iwl_pcie_txq_stuck_timer(unsigned long data) | |
154 | { | |
155 | struct iwl_txq *txq = (void *)data; | |
f02831be EG |
156 | struct iwl_trans_pcie *trans_pcie = txq->trans_pcie; |
157 | struct iwl_trans *trans = iwl_trans_pcie_get_trans(trans_pcie); | |
f02831be EG |
158 | |
159 | spin_lock(&txq->lock); | |
160 | /* check if triggered erroneously */ | |
161 | if (txq->q.read_ptr == txq->q.write_ptr) { | |
162 | spin_unlock(&txq->lock); | |
163 | return; | |
164 | } | |
165 | spin_unlock(&txq->lock); | |
166 | ||
167 | IWL_ERR(trans, "Queue %d stuck for %u ms.\n", txq->q.id, | |
4cf677fd | 168 | jiffies_to_msecs(txq->wd_timeout)); |
38398efb SS |
169 | |
170 | iwl_trans_pcie_log_scd_error(trans, txq); | |
f02831be | 171 | |
4c9706dc | 172 | iwl_force_nmi(trans); |
f02831be EG |
173 | } |
174 | ||
990aa6d7 EG |
175 | /* |
176 | * iwl_pcie_txq_update_byte_cnt_tbl - Set up entry in Tx byte-count array | |
48d42c42 | 177 | */ |
f02831be EG |
178 | static void iwl_pcie_txq_update_byte_cnt_tbl(struct iwl_trans *trans, |
179 | struct iwl_txq *txq, u16 byte_cnt) | |
48d42c42 | 180 | { |
105183b1 | 181 | struct iwlagn_scd_bc_tbl *scd_bc_tbl; |
20d3b647 | 182 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
48d42c42 EG |
183 | int write_ptr = txq->q.write_ptr; |
184 | int txq_id = txq->q.id; | |
185 | u8 sec_ctl = 0; | |
186 | u8 sta_id = 0; | |
187 | u16 len = byte_cnt + IWL_TX_CRC_SIZE + IWL_TX_DELIMITER_SIZE; | |
188 | __le16 bc_ent; | |
132f98c2 | 189 | struct iwl_tx_cmd *tx_cmd = |
bf8440e6 | 190 | (void *) txq->entries[txq->q.write_ptr].cmd->payload; |
48d42c42 | 191 | |
105183b1 EG |
192 | scd_bc_tbl = trans_pcie->scd_bc_tbls.addr; |
193 | ||
132f98c2 EG |
194 | sta_id = tx_cmd->sta_id; |
195 | sec_ctl = tx_cmd->sec_ctl; | |
48d42c42 EG |
196 | |
197 | switch (sec_ctl & TX_CMD_SEC_MSK) { | |
198 | case TX_CMD_SEC_CCM: | |
4325f6ca | 199 | len += IEEE80211_CCMP_MIC_LEN; |
48d42c42 EG |
200 | break; |
201 | case TX_CMD_SEC_TKIP: | |
4325f6ca | 202 | len += IEEE80211_TKIP_ICV_LEN; |
48d42c42 EG |
203 | break; |
204 | case TX_CMD_SEC_WEP: | |
4325f6ca | 205 | len += IEEE80211_WEP_IV_LEN + IEEE80211_WEP_ICV_LEN; |
48d42c42 EG |
206 | break; |
207 | } | |
208 | ||
046db346 EG |
209 | if (trans_pcie->bc_table_dword) |
210 | len = DIV_ROUND_UP(len, 4); | |
211 | ||
31f920b6 EG |
212 | if (WARN_ON(len > 0xFFF || write_ptr >= TFD_QUEUE_SIZE_MAX)) |
213 | return; | |
214 | ||
046db346 | 215 | bc_ent = cpu_to_le16(len | (sta_id << 12)); |
48d42c42 EG |
216 | |
217 | scd_bc_tbl[txq_id].tfd_offset[write_ptr] = bc_ent; | |
218 | ||
219 | if (write_ptr < TFD_QUEUE_SIZE_BC_DUP) | |
220 | scd_bc_tbl[txq_id]. | |
221 | tfd_offset[TFD_QUEUE_SIZE_MAX + write_ptr] = bc_ent; | |
222 | } | |
223 | ||
f02831be EG |
224 | static void iwl_pcie_txq_inval_byte_cnt_tbl(struct iwl_trans *trans, |
225 | struct iwl_txq *txq) | |
226 | { | |
227 | struct iwl_trans_pcie *trans_pcie = | |
228 | IWL_TRANS_GET_PCIE_TRANS(trans); | |
229 | struct iwlagn_scd_bc_tbl *scd_bc_tbl = trans_pcie->scd_bc_tbls.addr; | |
230 | int txq_id = txq->q.id; | |
231 | int read_ptr = txq->q.read_ptr; | |
232 | u8 sta_id = 0; | |
233 | __le16 bc_ent; | |
234 | struct iwl_tx_cmd *tx_cmd = | |
235 | (void *)txq->entries[txq->q.read_ptr].cmd->payload; | |
236 | ||
237 | WARN_ON(read_ptr >= TFD_QUEUE_SIZE_MAX); | |
238 | ||
239 | if (txq_id != trans_pcie->cmd_queue) | |
240 | sta_id = tx_cmd->sta_id; | |
241 | ||
242 | bc_ent = cpu_to_le16(1 | (sta_id << 12)); | |
243 | scd_bc_tbl[txq_id].tfd_offset[read_ptr] = bc_ent; | |
244 | ||
245 | if (read_ptr < TFD_QUEUE_SIZE_BC_DUP) | |
246 | scd_bc_tbl[txq_id]. | |
247 | tfd_offset[TFD_QUEUE_SIZE_MAX + read_ptr] = bc_ent; | |
248 | } | |
249 | ||
990aa6d7 EG |
250 | /* |
251 | * iwl_pcie_txq_inc_wr_ptr - Send new write index to hardware | |
fd4abac5 | 252 | */ |
ea68f460 JB |
253 | static void iwl_pcie_txq_inc_wr_ptr(struct iwl_trans *trans, |
254 | struct iwl_txq *txq) | |
fd4abac5 | 255 | { |
23e76d1a | 256 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
fd4abac5 | 257 | u32 reg = 0; |
fd4abac5 TW |
258 | int txq_id = txq->q.id; |
259 | ||
ea68f460 | 260 | lockdep_assert_held(&txq->lock); |
fd4abac5 | 261 | |
5045388c EP |
262 | /* |
263 | * explicitly wake up the NIC if: | |
264 | * 1. shadow registers aren't enabled | |
265 | * 2. NIC is woken up for CMD regardless of shadow outside this function | |
266 | * 3. there is a chance that the NIC is asleep | |
267 | */ | |
268 | if (!trans->cfg->base_params->shadow_reg_enable && | |
269 | txq_id != trans_pcie->cmd_queue && | |
270 | test_bit(STATUS_TPOWER_PMI, &trans->status)) { | |
f81c1f48 | 271 | /* |
5045388c EP |
272 | * wake up nic if it's powered down ... |
273 | * uCode will wake up, and interrupt us again, so next | |
274 | * time we'll skip this part. | |
f81c1f48 | 275 | */ |
5045388c EP |
276 | reg = iwl_read32(trans, CSR_UCODE_DRV_GP1); |
277 | ||
278 | if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) { | |
279 | IWL_DEBUG_INFO(trans, "Tx queue %d requesting wakeup, GP1 = 0x%x\n", | |
280 | txq_id, reg); | |
281 | iwl_set_bit(trans, CSR_GP_CNTRL, | |
282 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
ea68f460 | 283 | txq->need_update = true; |
5045388c EP |
284 | return; |
285 | } | |
f81c1f48 | 286 | } |
5045388c EP |
287 | |
288 | /* | |
289 | * if not in power-save mode, uCode will never sleep when we're | |
290 | * trying to tx (during RFKILL, we're not trying to tx). | |
291 | */ | |
292 | IWL_DEBUG_TX(trans, "Q:%d WR: 0x%x\n", txq_id, txq->q.write_ptr); | |
0cd58eaa EG |
293 | if (!txq->block) |
294 | iwl_write32(trans, HBUS_TARG_WRPTR, | |
295 | txq->q.write_ptr | (txq_id << 8)); | |
ea68f460 | 296 | } |
5045388c | 297 | |
ea68f460 JB |
298 | void iwl_pcie_txq_check_wrptrs(struct iwl_trans *trans) |
299 | { | |
300 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
301 | int i; | |
302 | ||
303 | for (i = 0; i < trans->cfg->base_params->num_of_queues; i++) { | |
304 | struct iwl_txq *txq = &trans_pcie->txq[i]; | |
305 | ||
d090f878 | 306 | spin_lock_bh(&txq->lock); |
ea68f460 JB |
307 | if (trans_pcie->txq[i].need_update) { |
308 | iwl_pcie_txq_inc_wr_ptr(trans, txq); | |
309 | trans_pcie->txq[i].need_update = false; | |
310 | } | |
d090f878 | 311 | spin_unlock_bh(&txq->lock); |
ea68f460 | 312 | } |
fd4abac5 | 313 | } |
fd4abac5 | 314 | |
f02831be | 315 | static inline dma_addr_t iwl_pcie_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx) |
214d14d4 JB |
316 | { |
317 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
318 | ||
319 | dma_addr_t addr = get_unaligned_le32(&tb->lo); | |
320 | if (sizeof(dma_addr_t) > sizeof(u32)) | |
321 | addr |= | |
322 | ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16; | |
323 | ||
324 | return addr; | |
325 | } | |
326 | ||
f02831be EG |
327 | static inline void iwl_pcie_tfd_set_tb(struct iwl_tfd *tfd, u8 idx, |
328 | dma_addr_t addr, u16 len) | |
214d14d4 JB |
329 | { |
330 | struct iwl_tfd_tb *tb = &tfd->tbs[idx]; | |
331 | u16 hi_n_len = len << 4; | |
332 | ||
333 | put_unaligned_le32(addr, &tb->lo); | |
334 | if (sizeof(dma_addr_t) > sizeof(u32)) | |
335 | hi_n_len |= ((addr >> 16) >> 16) & 0xF; | |
336 | ||
337 | tb->hi_n_len = cpu_to_le16(hi_n_len); | |
338 | ||
339 | tfd->num_tbs = idx + 1; | |
340 | } | |
341 | ||
f02831be | 342 | static inline u8 iwl_pcie_tfd_get_num_tbs(struct iwl_tfd *tfd) |
214d14d4 JB |
343 | { |
344 | return tfd->num_tbs & 0x1f; | |
345 | } | |
346 | ||
f02831be | 347 | static void iwl_pcie_tfd_unmap(struct iwl_trans *trans, |
98891754 JB |
348 | struct iwl_cmd_meta *meta, |
349 | struct iwl_tfd *tfd) | |
214d14d4 | 350 | { |
214d14d4 JB |
351 | int i; |
352 | int num_tbs; | |
353 | ||
214d14d4 | 354 | /* Sanity check on number of chunks */ |
f02831be | 355 | num_tbs = iwl_pcie_tfd_get_num_tbs(tfd); |
214d14d4 JB |
356 | |
357 | if (num_tbs >= IWL_NUM_OF_TBS) { | |
6d8f6eeb | 358 | IWL_ERR(trans, "Too many chunks: %i\n", num_tbs); |
214d14d4 JB |
359 | /* @todo issue fatal error, it is quite serious situation */ |
360 | return; | |
361 | } | |
362 | ||
8de437c7 | 363 | /* first TB is never freed - it's the bidirectional DMA data */ |
214d14d4 | 364 | |
206eea78 JB |
365 | for (i = 1; i < num_tbs; i++) { |
366 | if (meta->flags & BIT(i + CMD_TB_BITMAP_POS)) | |
367 | dma_unmap_page(trans->dev, | |
368 | iwl_pcie_tfd_tb_get_addr(tfd, i), | |
369 | iwl_pcie_tfd_tb_get_len(tfd, i), | |
370 | DMA_TO_DEVICE); | |
371 | else | |
372 | dma_unmap_single(trans->dev, | |
373 | iwl_pcie_tfd_tb_get_addr(tfd, i), | |
374 | iwl_pcie_tfd_tb_get_len(tfd, i), | |
375 | DMA_TO_DEVICE); | |
376 | } | |
ebed633c | 377 | tfd->num_tbs = 0; |
4ce7cc2b JB |
378 | } |
379 | ||
990aa6d7 EG |
380 | /* |
381 | * iwl_pcie_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr] | |
6d8f6eeb | 382 | * @trans - transport private data |
4ce7cc2b | 383 | * @txq - tx queue |
ebed633c | 384 | * @dma_dir - the direction of the DMA mapping |
4ce7cc2b JB |
385 | * |
386 | * Does NOT advance any TFD circular buffer read/write indexes | |
387 | * Does NOT free the TFD itself (which is within circular buffer) | |
388 | */ | |
98891754 | 389 | static void iwl_pcie_txq_free_tfd(struct iwl_trans *trans, struct iwl_txq *txq) |
4ce7cc2b JB |
390 | { |
391 | struct iwl_tfd *tfd_tmp = txq->tfds; | |
4ce7cc2b | 392 | |
83f32a4b JB |
393 | /* rd_ptr is bounded by TFD_QUEUE_SIZE_MAX and |
394 | * idx is bounded by n_window | |
395 | */ | |
ebed633c EG |
396 | int rd_ptr = txq->q.read_ptr; |
397 | int idx = get_cmd_index(&txq->q, rd_ptr); | |
398 | ||
015c15e1 JB |
399 | lockdep_assert_held(&txq->lock); |
400 | ||
83f32a4b JB |
401 | /* We have only q->n_window txq->entries, but we use |
402 | * TFD_QUEUE_SIZE_MAX tfds | |
403 | */ | |
98891754 | 404 | iwl_pcie_tfd_unmap(trans, &txq->entries[idx].meta, &tfd_tmp[rd_ptr]); |
214d14d4 JB |
405 | |
406 | /* free SKB */ | |
bf8440e6 | 407 | if (txq->entries) { |
214d14d4 JB |
408 | struct sk_buff *skb; |
409 | ||
ebed633c | 410 | skb = txq->entries[idx].skb; |
214d14d4 | 411 | |
909e9b23 EG |
412 | /* Can be called from irqs-disabled context |
413 | * If skb is not NULL, it means that the whole queue is being | |
414 | * freed and that the queue is not empty - free the skb | |
415 | */ | |
214d14d4 | 416 | if (skb) { |
ed277c93 | 417 | iwl_op_mode_free_skb(trans->op_mode, skb); |
ebed633c | 418 | txq->entries[idx].skb = NULL; |
214d14d4 JB |
419 | } |
420 | } | |
421 | } | |
422 | ||
f02831be | 423 | static int iwl_pcie_txq_build_tfd(struct iwl_trans *trans, struct iwl_txq *txq, |
6d6e68f8 | 424 | dma_addr_t addr, u16 len, bool reset) |
214d14d4 JB |
425 | { |
426 | struct iwl_queue *q; | |
427 | struct iwl_tfd *tfd, *tfd_tmp; | |
428 | u32 num_tbs; | |
429 | ||
430 | q = &txq->q; | |
4ce7cc2b | 431 | tfd_tmp = txq->tfds; |
214d14d4 JB |
432 | tfd = &tfd_tmp[q->write_ptr]; |
433 | ||
f02831be EG |
434 | if (reset) |
435 | memset(tfd, 0, sizeof(*tfd)); | |
436 | ||
437 | num_tbs = iwl_pcie_tfd_get_num_tbs(tfd); | |
438 | ||
439 | /* Each TFD can point to a maximum 20 Tx buffers */ | |
440 | if (num_tbs >= IWL_NUM_OF_TBS) { | |
441 | IWL_ERR(trans, "Error can not send more than %d chunks\n", | |
442 | IWL_NUM_OF_TBS); | |
443 | return -EINVAL; | |
444 | } | |
445 | ||
1092b9bc EP |
446 | if (WARN(addr & ~IWL_TX_DMA_MASK, |
447 | "Unaligned address = %llx\n", (unsigned long long)addr)) | |
f02831be EG |
448 | return -EINVAL; |
449 | ||
f02831be EG |
450 | iwl_pcie_tfd_set_tb(tfd, num_tbs, addr, len); |
451 | ||
206eea78 | 452 | return num_tbs; |
f02831be EG |
453 | } |
454 | ||
455 | static int iwl_pcie_txq_alloc(struct iwl_trans *trans, | |
456 | struct iwl_txq *txq, int slots_num, | |
457 | u32 txq_id) | |
458 | { | |
459 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
460 | size_t tfd_sz = sizeof(struct iwl_tfd) * TFD_QUEUE_SIZE_MAX; | |
8de437c7 | 461 | size_t tb0_buf_sz; |
f02831be EG |
462 | int i; |
463 | ||
464 | if (WARN_ON(txq->entries || txq->tfds)) | |
465 | return -EINVAL; | |
466 | ||
467 | setup_timer(&txq->stuck_timer, iwl_pcie_txq_stuck_timer, | |
468 | (unsigned long)txq); | |
469 | txq->trans_pcie = trans_pcie; | |
470 | ||
471 | txq->q.n_window = slots_num; | |
472 | ||
473 | txq->entries = kcalloc(slots_num, | |
474 | sizeof(struct iwl_pcie_txq_entry), | |
475 | GFP_KERNEL); | |
476 | ||
477 | if (!txq->entries) | |
478 | goto error; | |
479 | ||
480 | if (txq_id == trans_pcie->cmd_queue) | |
481 | for (i = 0; i < slots_num; i++) { | |
482 | txq->entries[i].cmd = | |
483 | kmalloc(sizeof(struct iwl_device_cmd), | |
484 | GFP_KERNEL); | |
485 | if (!txq->entries[i].cmd) | |
486 | goto error; | |
487 | } | |
488 | ||
489 | /* Circular buffer of transmit frame descriptors (TFDs), | |
490 | * shared with device */ | |
491 | txq->tfds = dma_alloc_coherent(trans->dev, tfd_sz, | |
492 | &txq->q.dma_addr, GFP_KERNEL); | |
d0320f75 | 493 | if (!txq->tfds) |
f02831be | 494 | goto error; |
38c0f334 | 495 | |
8de437c7 | 496 | BUILD_BUG_ON(IWL_FIRST_TB_SIZE_ALIGN != sizeof(*txq->first_tb_bufs)); |
38c0f334 | 497 | |
8de437c7 | 498 | tb0_buf_sz = sizeof(*txq->first_tb_bufs) * slots_num; |
38c0f334 | 499 | |
8de437c7 SS |
500 | txq->first_tb_bufs = dma_alloc_coherent(trans->dev, tb0_buf_sz, |
501 | &txq->first_tb_dma, | |
38c0f334 | 502 | GFP_KERNEL); |
8de437c7 | 503 | if (!txq->first_tb_bufs) |
38c0f334 JB |
504 | goto err_free_tfds; |
505 | ||
f02831be EG |
506 | txq->q.id = txq_id; |
507 | ||
508 | return 0; | |
38c0f334 JB |
509 | err_free_tfds: |
510 | dma_free_coherent(trans->dev, tfd_sz, txq->tfds, txq->q.dma_addr); | |
f02831be EG |
511 | error: |
512 | if (txq->entries && txq_id == trans_pcie->cmd_queue) | |
513 | for (i = 0; i < slots_num; i++) | |
514 | kfree(txq->entries[i].cmd); | |
515 | kfree(txq->entries); | |
516 | txq->entries = NULL; | |
517 | ||
518 | return -ENOMEM; | |
519 | ||
520 | } | |
521 | ||
522 | static int iwl_pcie_txq_init(struct iwl_trans *trans, struct iwl_txq *txq, | |
523 | int slots_num, u32 txq_id) | |
524 | { | |
525 | int ret; | |
526 | ||
43aa616f | 527 | txq->need_update = false; |
f02831be EG |
528 | |
529 | /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise | |
530 | * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */ | |
531 | BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1)); | |
532 | ||
533 | /* Initialize queue's high/low-water marks, and head/tail indexes */ | |
83f32a4b | 534 | ret = iwl_queue_init(&txq->q, slots_num, txq_id); |
f02831be EG |
535 | if (ret) |
536 | return ret; | |
537 | ||
538 | spin_lock_init(&txq->lock); | |
3955525d | 539 | __skb_queue_head_init(&txq->overflow_q); |
f02831be EG |
540 | |
541 | /* | |
542 | * Tell nic where to find circular buffer of Tx Frame Descriptors for | |
543 | * given Tx queue, and enable the DMA channel used for that queue. | |
544 | * Circular buffer (TFD queue in DRAM) physical base address */ | |
e22744af SS |
545 | if (trans->cfg->use_tfh) |
546 | iwl_write_direct64(trans, | |
547 | FH_MEM_CBBC_QUEUE(trans, txq_id), | |
548 | txq->q.dma_addr); | |
549 | else | |
550 | iwl_write_direct32(trans, FH_MEM_CBBC_QUEUE(trans, txq_id), | |
551 | txq->q.dma_addr >> 8); | |
f02831be EG |
552 | |
553 | return 0; | |
554 | } | |
555 | ||
21cb3222 JB |
556 | static void iwl_pcie_free_tso_page(struct iwl_trans_pcie *trans_pcie, |
557 | struct sk_buff *skb) | |
6eb5e529 | 558 | { |
21cb3222 | 559 | struct page **page_ptr; |
6eb5e529 | 560 | |
21cb3222 | 561 | page_ptr = (void *)((u8 *)skb->cb + trans_pcie->page_offs); |
6eb5e529 | 562 | |
21cb3222 JB |
563 | if (*page_ptr) { |
564 | __free_page(*page_ptr); | |
565 | *page_ptr = NULL; | |
6eb5e529 EG |
566 | } |
567 | } | |
568 | ||
01d11cd1 SS |
569 | static void iwl_pcie_clear_cmd_in_flight(struct iwl_trans *trans) |
570 | { | |
571 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
572 | ||
573 | lockdep_assert_held(&trans_pcie->reg_lock); | |
574 | ||
575 | if (trans_pcie->ref_cmd_in_flight) { | |
576 | trans_pcie->ref_cmd_in_flight = false; | |
577 | IWL_DEBUG_RPM(trans, "clear ref_cmd_in_flight - unref\n"); | |
c24c7f58 | 578 | iwl_trans_unref(trans); |
01d11cd1 SS |
579 | } |
580 | ||
581 | if (!trans->cfg->base_params->apmg_wake_up_wa) | |
582 | return; | |
583 | if (WARN_ON(!trans_pcie->cmd_hold_nic_awake)) | |
584 | return; | |
585 | ||
586 | trans_pcie->cmd_hold_nic_awake = false; | |
587 | __iwl_trans_pcie_clear_bit(trans, CSR_GP_CNTRL, | |
588 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
589 | } | |
590 | ||
f02831be EG |
591 | /* |
592 | * iwl_pcie_txq_unmap - Unmap any remaining DMA mappings and free skb's | |
593 | */ | |
594 | static void iwl_pcie_txq_unmap(struct iwl_trans *trans, int txq_id) | |
595 | { | |
596 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
597 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
598 | struct iwl_queue *q = &txq->q; | |
f02831be | 599 | |
f02831be EG |
600 | spin_lock_bh(&txq->lock); |
601 | while (q->write_ptr != q->read_ptr) { | |
b967613d EG |
602 | IWL_DEBUG_TX_REPLY(trans, "Q %d Free %d\n", |
603 | txq_id, q->read_ptr); | |
6eb5e529 EG |
604 | |
605 | if (txq_id != trans_pcie->cmd_queue) { | |
606 | struct sk_buff *skb = txq->entries[q->read_ptr].skb; | |
607 | ||
608 | if (WARN_ON_ONCE(!skb)) | |
609 | continue; | |
610 | ||
21cb3222 | 611 | iwl_pcie_free_tso_page(trans_pcie, skb); |
6eb5e529 | 612 | } |
98891754 | 613 | iwl_pcie_txq_free_tfd(trans, txq); |
83f32a4b | 614 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr); |
01d11cd1 SS |
615 | |
616 | if (q->read_ptr == q->write_ptr) { | |
617 | unsigned long flags; | |
618 | ||
619 | spin_lock_irqsave(&trans_pcie->reg_lock, flags); | |
620 | if (txq_id != trans_pcie->cmd_queue) { | |
621 | IWL_DEBUG_RPM(trans, "Q %d - last tx freed\n", | |
622 | q->id); | |
c24c7f58 | 623 | iwl_trans_unref(trans); |
01d11cd1 SS |
624 | } else { |
625 | iwl_pcie_clear_cmd_in_flight(trans); | |
626 | } | |
627 | spin_unlock_irqrestore(&trans_pcie->reg_lock, flags); | |
628 | } | |
f02831be | 629 | } |
b967613d | 630 | txq->active = false; |
3955525d EG |
631 | |
632 | while (!skb_queue_empty(&txq->overflow_q)) { | |
633 | struct sk_buff *skb = __skb_dequeue(&txq->overflow_q); | |
634 | ||
635 | iwl_op_mode_free_skb(trans->op_mode, skb); | |
636 | } | |
637 | ||
f02831be | 638 | spin_unlock_bh(&txq->lock); |
8a487b1a EG |
639 | |
640 | /* just in case - this queue may have been stopped */ | |
641 | iwl_wake_queue(trans, txq); | |
f02831be EG |
642 | } |
643 | ||
644 | /* | |
645 | * iwl_pcie_txq_free - Deallocate DMA queue. | |
646 | * @txq: Transmit queue to deallocate. | |
647 | * | |
648 | * Empty queue by removing and destroying all BD's. | |
649 | * Free all buffers. | |
650 | * 0-fill, but do not free "txq" descriptor structure. | |
651 | */ | |
652 | static void iwl_pcie_txq_free(struct iwl_trans *trans, int txq_id) | |
653 | { | |
654 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
655 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
656 | struct device *dev = trans->dev; | |
657 | int i; | |
658 | ||
659 | if (WARN_ON(!txq)) | |
660 | return; | |
661 | ||
662 | iwl_pcie_txq_unmap(trans, txq_id); | |
663 | ||
664 | /* De-alloc array of command/tx buffers */ | |
665 | if (txq_id == trans_pcie->cmd_queue) | |
666 | for (i = 0; i < txq->q.n_window; i++) { | |
5d4185ae JB |
667 | kzfree(txq->entries[i].cmd); |
668 | kzfree(txq->entries[i].free_buf); | |
f02831be EG |
669 | } |
670 | ||
671 | /* De-alloc circular buffer of TFDs */ | |
83f32a4b JB |
672 | if (txq->tfds) { |
673 | dma_free_coherent(dev, | |
674 | sizeof(struct iwl_tfd) * TFD_QUEUE_SIZE_MAX, | |
675 | txq->tfds, txq->q.dma_addr); | |
d21fa2da | 676 | txq->q.dma_addr = 0; |
83f32a4b | 677 | txq->tfds = NULL; |
38c0f334 JB |
678 | |
679 | dma_free_coherent(dev, | |
8de437c7 SS |
680 | sizeof(*txq->first_tb_bufs) * txq->q.n_window, |
681 | txq->first_tb_bufs, txq->first_tb_dma); | |
f02831be EG |
682 | } |
683 | ||
684 | kfree(txq->entries); | |
685 | txq->entries = NULL; | |
686 | ||
687 | del_timer_sync(&txq->stuck_timer); | |
688 | ||
689 | /* 0-fill queue descriptor structure */ | |
690 | memset(txq, 0, sizeof(*txq)); | |
691 | } | |
692 | ||
f02831be EG |
693 | void iwl_pcie_tx_start(struct iwl_trans *trans, u32 scd_base_addr) |
694 | { | |
695 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
22dc3c95 | 696 | int nq = trans->cfg->base_params->num_of_queues; |
f02831be EG |
697 | int chan; |
698 | u32 reg_val; | |
22dc3c95 JB |
699 | int clear_dwords = (SCD_TRANS_TBL_OFFSET_QUEUE(nq) - |
700 | SCD_CONTEXT_MEM_LOWER_BOUND) / sizeof(u32); | |
f02831be EG |
701 | |
702 | /* make sure all queue are not stopped/used */ | |
703 | memset(trans_pcie->queue_stopped, 0, sizeof(trans_pcie->queue_stopped)); | |
704 | memset(trans_pcie->queue_used, 0, sizeof(trans_pcie->queue_used)); | |
705 | ||
ae79785f SS |
706 | if (trans->cfg->use_tfh) |
707 | return; | |
708 | ||
f02831be EG |
709 | trans_pcie->scd_base_addr = |
710 | iwl_read_prph(trans, SCD_SRAM_BASE_ADDR); | |
711 | ||
712 | WARN_ON(scd_base_addr != 0 && | |
713 | scd_base_addr != trans_pcie->scd_base_addr); | |
714 | ||
22dc3c95 JB |
715 | /* reset context data, TX status and translation data */ |
716 | iwl_trans_write_mem(trans, trans_pcie->scd_base_addr + | |
717 | SCD_CONTEXT_MEM_LOWER_BOUND, | |
718 | NULL, clear_dwords); | |
f02831be EG |
719 | |
720 | iwl_write_prph(trans, SCD_DRAM_BASE_ADDR, | |
721 | trans_pcie->scd_bc_tbls.dma >> 10); | |
722 | ||
723 | /* The chain extension of the SCD doesn't work well. This feature is | |
724 | * enabled by default by the HW, so we need to disable it manually. | |
725 | */ | |
e03bbb62 EG |
726 | if (trans->cfg->base_params->scd_chain_ext_wa) |
727 | iwl_write_prph(trans, SCD_CHAINEXT_EN, 0); | |
f02831be EG |
728 | |
729 | iwl_trans_ac_txq_enable(trans, trans_pcie->cmd_queue, | |
4cf677fd EG |
730 | trans_pcie->cmd_fifo, |
731 | trans_pcie->cmd_q_wdg_timeout); | |
f02831be EG |
732 | |
733 | /* Activate all Tx DMA/FIFO channels */ | |
680073b7 | 734 | iwl_scd_activate_fifos(trans); |
f02831be EG |
735 | |
736 | /* Enable DMA channel */ | |
737 | for (chan = 0; chan < FH_TCSR_CHNL_NUM; chan++) | |
738 | iwl_write_direct32(trans, FH_TCSR_CHNL_TX_CONFIG_REG(chan), | |
739 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE | | |
740 | FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE); | |
741 | ||
742 | /* Update FH chicken bits */ | |
743 | reg_val = iwl_read_direct32(trans, FH_TX_CHICKEN_BITS_REG); | |
744 | iwl_write_direct32(trans, FH_TX_CHICKEN_BITS_REG, | |
745 | reg_val | FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN); | |
746 | ||
747 | /* Enable L1-Active */ | |
3073d8c0 EH |
748 | if (trans->cfg->device_family != IWL_DEVICE_FAMILY_8000) |
749 | iwl_clear_bits_prph(trans, APMG_PCIDEV_STT_REG, | |
750 | APMG_PCIDEV_STT_VAL_L1_ACT_DIS); | |
f02831be EG |
751 | } |
752 | ||
ddaf5a5b JB |
753 | void iwl_trans_pcie_tx_reset(struct iwl_trans *trans) |
754 | { | |
755 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
756 | int txq_id; | |
757 | ||
758 | for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues; | |
759 | txq_id++) { | |
760 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
e22744af SS |
761 | if (trans->cfg->use_tfh) |
762 | iwl_write_direct64(trans, | |
763 | FH_MEM_CBBC_QUEUE(trans, txq_id), | |
764 | txq->q.dma_addr); | |
765 | else | |
766 | iwl_write_direct32(trans, | |
767 | FH_MEM_CBBC_QUEUE(trans, txq_id), | |
768 | txq->q.dma_addr >> 8); | |
ddaf5a5b JB |
769 | iwl_pcie_txq_unmap(trans, txq_id); |
770 | txq->q.read_ptr = 0; | |
771 | txq->q.write_ptr = 0; | |
772 | } | |
773 | ||
774 | /* Tell NIC where to find the "keep warm" buffer */ | |
775 | iwl_write_direct32(trans, FH_KW_MEM_ADDR_REG, | |
776 | trans_pcie->kw.dma >> 4); | |
777 | ||
cd8f4384 EG |
778 | /* |
779 | * Send 0 as the scd_base_addr since the device may have be reset | |
780 | * while we were in WoWLAN in which case SCD_SRAM_BASE_ADDR will | |
781 | * contain garbage. | |
782 | */ | |
783 | iwl_pcie_tx_start(trans, 0); | |
ddaf5a5b JB |
784 | } |
785 | ||
36277234 EG |
786 | static void iwl_pcie_tx_stop_fh(struct iwl_trans *trans) |
787 | { | |
788 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
789 | unsigned long flags; | |
790 | int ch, ret; | |
791 | u32 mask = 0; | |
792 | ||
793 | spin_lock(&trans_pcie->irq_lock); | |
794 | ||
23ba9340 | 795 | if (!iwl_trans_grab_nic_access(trans, &flags)) |
36277234 EG |
796 | goto out; |
797 | ||
798 | /* Stop each Tx DMA channel */ | |
799 | for (ch = 0; ch < FH_TCSR_CHNL_NUM; ch++) { | |
800 | iwl_write32(trans, FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0); | |
801 | mask |= FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch); | |
802 | } | |
803 | ||
804 | /* Wait for DMA channels to be idle */ | |
805 | ret = iwl_poll_bit(trans, FH_TSSR_TX_STATUS_REG, mask, mask, 5000); | |
806 | if (ret < 0) | |
807 | IWL_ERR(trans, | |
808 | "Failing on timeout while stopping DMA channel %d [0x%08x]\n", | |
809 | ch, iwl_read32(trans, FH_TSSR_TX_STATUS_REG)); | |
810 | ||
811 | iwl_trans_release_nic_access(trans, &flags); | |
812 | ||
813 | out: | |
814 | spin_unlock(&trans_pcie->irq_lock); | |
815 | } | |
816 | ||
f02831be EG |
817 | /* |
818 | * iwl_pcie_tx_stop - Stop all Tx DMA channels | |
819 | */ | |
820 | int iwl_pcie_tx_stop(struct iwl_trans *trans) | |
821 | { | |
822 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
36277234 | 823 | int txq_id; |
f02831be EG |
824 | |
825 | /* Turn off all Tx DMA fifos */ | |
680073b7 | 826 | iwl_scd_deactivate_fifos(trans); |
f02831be | 827 | |
36277234 EG |
828 | /* Turn off all Tx DMA channels */ |
829 | iwl_pcie_tx_stop_fh(trans); | |
f02831be | 830 | |
fba1c627 EG |
831 | /* |
832 | * This function can be called before the op_mode disabled the | |
833 | * queues. This happens when we have an rfkill interrupt. | |
834 | * Since we stop Tx altogether - mark the queues as stopped. | |
835 | */ | |
836 | memset(trans_pcie->queue_stopped, 0, sizeof(trans_pcie->queue_stopped)); | |
837 | memset(trans_pcie->queue_used, 0, sizeof(trans_pcie->queue_used)); | |
838 | ||
839 | /* This can happen: start_hw, stop_device */ | |
840 | if (!trans_pcie->txq) | |
f02831be | 841 | return 0; |
f02831be EG |
842 | |
843 | /* Unmap DMA from host system and free skb's */ | |
844 | for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues; | |
845 | txq_id++) | |
846 | iwl_pcie_txq_unmap(trans, txq_id); | |
847 | ||
848 | return 0; | |
849 | } | |
850 | ||
851 | /* | |
852 | * iwl_trans_tx_free - Free TXQ Context | |
853 | * | |
854 | * Destroy all TX DMA queues and structures | |
855 | */ | |
856 | void iwl_pcie_tx_free(struct iwl_trans *trans) | |
857 | { | |
858 | int txq_id; | |
859 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
860 | ||
861 | /* Tx queues */ | |
862 | if (trans_pcie->txq) { | |
863 | for (txq_id = 0; | |
864 | txq_id < trans->cfg->base_params->num_of_queues; txq_id++) | |
865 | iwl_pcie_txq_free(trans, txq_id); | |
866 | } | |
867 | ||
868 | kfree(trans_pcie->txq); | |
869 | trans_pcie->txq = NULL; | |
870 | ||
871 | iwl_pcie_free_dma_ptr(trans, &trans_pcie->kw); | |
872 | ||
873 | iwl_pcie_free_dma_ptr(trans, &trans_pcie->scd_bc_tbls); | |
874 | } | |
875 | ||
876 | /* | |
877 | * iwl_pcie_tx_alloc - allocate TX context | |
878 | * Allocate all Tx DMA structures and initialize them | |
879 | */ | |
880 | static int iwl_pcie_tx_alloc(struct iwl_trans *trans) | |
881 | { | |
882 | int ret; | |
883 | int txq_id, slots_num; | |
884 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
885 | ||
886 | u16 scd_bc_tbls_size = trans->cfg->base_params->num_of_queues * | |
887 | sizeof(struct iwlagn_scd_bc_tbl); | |
888 | ||
889 | /*It is not allowed to alloc twice, so warn when this happens. | |
890 | * We cannot rely on the previous allocation, so free and fail */ | |
891 | if (WARN_ON(trans_pcie->txq)) { | |
892 | ret = -EINVAL; | |
893 | goto error; | |
894 | } | |
895 | ||
896 | ret = iwl_pcie_alloc_dma_ptr(trans, &trans_pcie->scd_bc_tbls, | |
897 | scd_bc_tbls_size); | |
898 | if (ret) { | |
899 | IWL_ERR(trans, "Scheduler BC Table allocation failed\n"); | |
900 | goto error; | |
901 | } | |
902 | ||
903 | /* Alloc keep-warm buffer */ | |
904 | ret = iwl_pcie_alloc_dma_ptr(trans, &trans_pcie->kw, IWL_KW_SIZE); | |
905 | if (ret) { | |
906 | IWL_ERR(trans, "Keep Warm allocation failed\n"); | |
907 | goto error; | |
908 | } | |
909 | ||
910 | trans_pcie->txq = kcalloc(trans->cfg->base_params->num_of_queues, | |
911 | sizeof(struct iwl_txq), GFP_KERNEL); | |
912 | if (!trans_pcie->txq) { | |
913 | IWL_ERR(trans, "Not enough memory for txq\n"); | |
2ab9ba0f | 914 | ret = -ENOMEM; |
f02831be EG |
915 | goto error; |
916 | } | |
917 | ||
918 | /* Alloc and init all Tx queues, including the command queue (#4/#9) */ | |
919 | for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues; | |
920 | txq_id++) { | |
921 | slots_num = (txq_id == trans_pcie->cmd_queue) ? | |
922 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; | |
923 | ret = iwl_pcie_txq_alloc(trans, &trans_pcie->txq[txq_id], | |
924 | slots_num, txq_id); | |
925 | if (ret) { | |
926 | IWL_ERR(trans, "Tx %d queue alloc failed\n", txq_id); | |
927 | goto error; | |
928 | } | |
929 | } | |
930 | ||
931 | return 0; | |
932 | ||
933 | error: | |
934 | iwl_pcie_tx_free(trans); | |
935 | ||
936 | return ret; | |
937 | } | |
938 | int iwl_pcie_tx_init(struct iwl_trans *trans) | |
939 | { | |
940 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
941 | int ret; | |
942 | int txq_id, slots_num; | |
f02831be EG |
943 | bool alloc = false; |
944 | ||
945 | if (!trans_pcie->txq) { | |
946 | ret = iwl_pcie_tx_alloc(trans); | |
947 | if (ret) | |
948 | goto error; | |
949 | alloc = true; | |
950 | } | |
951 | ||
7b70bd63 | 952 | spin_lock(&trans_pcie->irq_lock); |
f02831be EG |
953 | |
954 | /* Turn off all Tx DMA fifos */ | |
680073b7 | 955 | iwl_scd_deactivate_fifos(trans); |
f02831be EG |
956 | |
957 | /* Tell NIC where to find the "keep warm" buffer */ | |
958 | iwl_write_direct32(trans, FH_KW_MEM_ADDR_REG, | |
959 | trans_pcie->kw.dma >> 4); | |
960 | ||
7b70bd63 | 961 | spin_unlock(&trans_pcie->irq_lock); |
f02831be EG |
962 | |
963 | /* Alloc and init all Tx queues, including the command queue (#4/#9) */ | |
964 | for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues; | |
965 | txq_id++) { | |
966 | slots_num = (txq_id == trans_pcie->cmd_queue) ? | |
967 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; | |
968 | ret = iwl_pcie_txq_init(trans, &trans_pcie->txq[txq_id], | |
969 | slots_num, txq_id); | |
970 | if (ret) { | |
971 | IWL_ERR(trans, "Tx %d queue init failed\n", txq_id); | |
972 | goto error; | |
973 | } | |
974 | } | |
975 | ||
ae79785f | 976 | if (trans->cfg->use_tfh) { |
e22744af SS |
977 | iwl_write_direct32(trans, TFH_TRANSFER_MODE, |
978 | TFH_TRANSFER_MAX_PENDING_REQ | | |
979 | TFH_CHUNK_SIZE_128 | | |
980 | TFH_CHUNK_SPLIT_MODE); | |
ae79785f SS |
981 | return 0; |
982 | } | |
e22744af | 983 | |
94ce9e5e | 984 | iwl_set_bits_prph(trans, SCD_GP_CTRL, SCD_GP_CTRL_AUTO_ACTIVE_MODE); |
cb6bb128 EG |
985 | if (trans->cfg->base_params->num_of_queues > 20) |
986 | iwl_set_bits_prph(trans, SCD_GP_CTRL, | |
987 | SCD_GP_CTRL_ENABLE_31_QUEUES); | |
988 | ||
f02831be EG |
989 | return 0; |
990 | error: | |
991 | /*Upon error, free only if we allocated something */ | |
992 | if (alloc) | |
993 | iwl_pcie_tx_free(trans); | |
994 | return ret; | |
995 | } | |
996 | ||
4cf677fd | 997 | static inline void iwl_pcie_txq_progress(struct iwl_txq *txq) |
f02831be | 998 | { |
e0b8d405 EG |
999 | lockdep_assert_held(&txq->lock); |
1000 | ||
4cf677fd | 1001 | if (!txq->wd_timeout) |
f02831be EG |
1002 | return; |
1003 | ||
e0b8d405 EG |
1004 | /* |
1005 | * station is asleep and we send data - that must | |
1006 | * be uAPSD or PS-Poll. Don't rearm the timer. | |
1007 | */ | |
1008 | if (txq->frozen) | |
1009 | return; | |
1010 | ||
f02831be EG |
1011 | /* |
1012 | * if empty delete timer, otherwise move timer forward | |
1013 | * since we're making progress on this queue | |
1014 | */ | |
1015 | if (txq->q.read_ptr == txq->q.write_ptr) | |
1016 | del_timer(&txq->stuck_timer); | |
1017 | else | |
4cf677fd | 1018 | mod_timer(&txq->stuck_timer, jiffies + txq->wd_timeout); |
f02831be EG |
1019 | } |
1020 | ||
1021 | /* Frees buffers until index _not_ inclusive */ | |
f6d497cd EG |
1022 | void iwl_trans_pcie_reclaim(struct iwl_trans *trans, int txq_id, int ssn, |
1023 | struct sk_buff_head *skbs) | |
f02831be EG |
1024 | { |
1025 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
1026 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
83f32a4b | 1027 | int tfd_num = ssn & (TFD_QUEUE_SIZE_MAX - 1); |
f02831be EG |
1028 | struct iwl_queue *q = &txq->q; |
1029 | int last_to_free; | |
f02831be EG |
1030 | |
1031 | /* This function is not meant to release cmd queue*/ | |
1032 | if (WARN_ON(txq_id == trans_pcie->cmd_queue)) | |
f6d497cd | 1033 | return; |
214d14d4 | 1034 | |
2bfb5092 | 1035 | spin_lock_bh(&txq->lock); |
f6d497cd | 1036 | |
b967613d EG |
1037 | if (!txq->active) { |
1038 | IWL_DEBUG_TX_QUEUES(trans, "Q %d inactive - ignoring idx %d\n", | |
1039 | txq_id, ssn); | |
1040 | goto out; | |
1041 | } | |
1042 | ||
f6d497cd EG |
1043 | if (txq->q.read_ptr == tfd_num) |
1044 | goto out; | |
1045 | ||
1046 | IWL_DEBUG_TX_REPLY(trans, "[Q %d] %d -> %d (%d)\n", | |
1047 | txq_id, txq->q.read_ptr, tfd_num, ssn); | |
214d14d4 | 1048 | |
f02831be EG |
1049 | /*Since we free until index _not_ inclusive, the one before index is |
1050 | * the last we will free. This one must be used */ | |
83f32a4b | 1051 | last_to_free = iwl_queue_dec_wrap(tfd_num); |
f02831be | 1052 | |
6ca6ebc1 | 1053 | if (!iwl_queue_used(q, last_to_free)) { |
f02831be EG |
1054 | IWL_ERR(trans, |
1055 | "%s: Read index for DMA queue txq id (%d), last_to_free %d is out of range [0-%d] %d %d.\n", | |
83f32a4b | 1056 | __func__, txq_id, last_to_free, TFD_QUEUE_SIZE_MAX, |
f02831be | 1057 | q->write_ptr, q->read_ptr); |
f6d497cd | 1058 | goto out; |
214d14d4 JB |
1059 | } |
1060 | ||
f02831be | 1061 | if (WARN_ON(!skb_queue_empty(skbs))) |
f6d497cd | 1062 | goto out; |
214d14d4 | 1063 | |
f02831be | 1064 | for (; |
f6d497cd | 1065 | q->read_ptr != tfd_num; |
83f32a4b | 1066 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr)) { |
6eb5e529 | 1067 | struct sk_buff *skb = txq->entries[txq->q.read_ptr].skb; |
214d14d4 | 1068 | |
6eb5e529 | 1069 | if (WARN_ON_ONCE(!skb)) |
f02831be | 1070 | continue; |
214d14d4 | 1071 | |
21cb3222 | 1072 | iwl_pcie_free_tso_page(trans_pcie, skb); |
6eb5e529 EG |
1073 | |
1074 | __skb_queue_tail(skbs, skb); | |
214d14d4 | 1075 | |
f02831be | 1076 | txq->entries[txq->q.read_ptr].skb = NULL; |
fd4abac5 | 1077 | |
f02831be | 1078 | iwl_pcie_txq_inval_byte_cnt_tbl(trans, txq); |
fd4abac5 | 1079 | |
98891754 | 1080 | iwl_pcie_txq_free_tfd(trans, txq); |
f02831be | 1081 | } |
fd4abac5 | 1082 | |
4cf677fd | 1083 | iwl_pcie_txq_progress(txq); |
f02831be | 1084 | |
3955525d EG |
1085 | if (iwl_queue_space(&txq->q) > txq->q.low_mark && |
1086 | test_bit(txq_id, trans_pcie->queue_stopped)) { | |
685b346c | 1087 | struct sk_buff_head overflow_skbs; |
3955525d | 1088 | |
685b346c EG |
1089 | __skb_queue_head_init(&overflow_skbs); |
1090 | skb_queue_splice_init(&txq->overflow_q, &overflow_skbs); | |
3955525d EG |
1091 | |
1092 | /* | |
1093 | * This is tricky: we are in reclaim path which is non | |
1094 | * re-entrant, so noone will try to take the access the | |
1095 | * txq data from that path. We stopped tx, so we can't | |
1096 | * have tx as well. Bottom line, we can unlock and re-lock | |
1097 | * later. | |
1098 | */ | |
1099 | spin_unlock_bh(&txq->lock); | |
1100 | ||
685b346c EG |
1101 | while (!skb_queue_empty(&overflow_skbs)) { |
1102 | struct sk_buff *skb = __skb_dequeue(&overflow_skbs); | |
21cb3222 JB |
1103 | struct iwl_device_cmd *dev_cmd_ptr; |
1104 | ||
1105 | dev_cmd_ptr = *(void **)((u8 *)skb->cb + | |
1106 | trans_pcie->dev_cmd_offs); | |
3955525d EG |
1107 | |
1108 | /* | |
1109 | * Note that we can very well be overflowing again. | |
1110 | * In that case, iwl_queue_space will be small again | |
1111 | * and we won't wake mac80211's queue. | |
1112 | */ | |
21cb3222 | 1113 | iwl_trans_pcie_tx(trans, skb, dev_cmd_ptr, txq_id); |
3955525d EG |
1114 | } |
1115 | spin_lock_bh(&txq->lock); | |
1116 | ||
1117 | if (iwl_queue_space(&txq->q) > txq->q.low_mark) | |
1118 | iwl_wake_queue(trans, txq); | |
1119 | } | |
7616f334 EP |
1120 | |
1121 | if (q->read_ptr == q->write_ptr) { | |
1122 | IWL_DEBUG_RPM(trans, "Q %d - last tx reclaimed\n", q->id); | |
c24c7f58 | 1123 | iwl_trans_unref(trans); |
7616f334 EP |
1124 | } |
1125 | ||
f6d497cd | 1126 | out: |
2bfb5092 | 1127 | spin_unlock_bh(&txq->lock); |
1053d35f RR |
1128 | } |
1129 | ||
7616f334 EP |
1130 | static int iwl_pcie_set_cmd_in_flight(struct iwl_trans *trans, |
1131 | const struct iwl_host_cmd *cmd) | |
804d4c5a EP |
1132 | { |
1133 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
1134 | int ret; | |
1135 | ||
1136 | lockdep_assert_held(&trans_pcie->reg_lock); | |
1137 | ||
7616f334 EP |
1138 | if (!(cmd->flags & CMD_SEND_IN_IDLE) && |
1139 | !trans_pcie->ref_cmd_in_flight) { | |
1140 | trans_pcie->ref_cmd_in_flight = true; | |
1141 | IWL_DEBUG_RPM(trans, "set ref_cmd_in_flight - ref\n"); | |
c24c7f58 | 1142 | iwl_trans_ref(trans); |
7616f334 EP |
1143 | } |
1144 | ||
804d4c5a EP |
1145 | /* |
1146 | * wake up the NIC to make sure that the firmware will see the host | |
1147 | * command - we will let the NIC sleep once all the host commands | |
1148 | * returned. This needs to be done only on NICs that have | |
1149 | * apmg_wake_up_wa set. | |
1150 | */ | |
fc8a350d IP |
1151 | if (trans->cfg->base_params->apmg_wake_up_wa && |
1152 | !trans_pcie->cmd_hold_nic_awake) { | |
804d4c5a EP |
1153 | __iwl_trans_pcie_set_bit(trans, CSR_GP_CNTRL, |
1154 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
804d4c5a EP |
1155 | |
1156 | ret = iwl_poll_bit(trans, CSR_GP_CNTRL, | |
1157 | CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN, | |
1158 | (CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY | | |
1159 | CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP), | |
1160 | 15000); | |
1161 | if (ret < 0) { | |
1162 | __iwl_trans_pcie_clear_bit(trans, CSR_GP_CNTRL, | |
1163 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
804d4c5a EP |
1164 | IWL_ERR(trans, "Failed to wake NIC for hcmd\n"); |
1165 | return -EIO; | |
1166 | } | |
fc8a350d | 1167 | trans_pcie->cmd_hold_nic_awake = true; |
804d4c5a EP |
1168 | } |
1169 | ||
1170 | return 0; | |
1171 | } | |
1172 | ||
f02831be EG |
1173 | /* |
1174 | * iwl_pcie_cmdq_reclaim - Reclaim TX command queue entries already Tx'd | |
1175 | * | |
1176 | * When FW advances 'R' index, all entries between old and new 'R' index | |
1177 | * need to be reclaimed. As result, some free space forms. If there is | |
1178 | * enough free space (> low mark), wake the stack that feeds us. | |
1179 | */ | |
1180 | static void iwl_pcie_cmdq_reclaim(struct iwl_trans *trans, int txq_id, int idx) | |
48d42c42 | 1181 | { |
f02831be EG |
1182 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
1183 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
1184 | struct iwl_queue *q = &txq->q; | |
b9439491 | 1185 | unsigned long flags; |
f02831be | 1186 | int nfreed = 0; |
48d42c42 | 1187 | |
f02831be | 1188 | lockdep_assert_held(&txq->lock); |
48d42c42 | 1189 | |
83f32a4b | 1190 | if ((idx >= TFD_QUEUE_SIZE_MAX) || (!iwl_queue_used(q, idx))) { |
f02831be EG |
1191 | IWL_ERR(trans, |
1192 | "%s: Read index for DMA queue txq id (%d), index %d is out of range [0-%d] %d %d.\n", | |
83f32a4b | 1193 | __func__, txq_id, idx, TFD_QUEUE_SIZE_MAX, |
f02831be EG |
1194 | q->write_ptr, q->read_ptr); |
1195 | return; | |
1196 | } | |
48d42c42 | 1197 | |
83f32a4b JB |
1198 | for (idx = iwl_queue_inc_wrap(idx); q->read_ptr != idx; |
1199 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr)) { | |
48d42c42 | 1200 | |
f02831be EG |
1201 | if (nfreed++ > 0) { |
1202 | IWL_ERR(trans, "HCMD skipped: index (%d) %d %d\n", | |
1203 | idx, q->write_ptr, q->read_ptr); | |
4c9706dc | 1204 | iwl_force_nmi(trans); |
f02831be EG |
1205 | } |
1206 | } | |
1207 | ||
804d4c5a | 1208 | if (q->read_ptr == q->write_ptr) { |
b9439491 | 1209 | spin_lock_irqsave(&trans_pcie->reg_lock, flags); |
804d4c5a | 1210 | iwl_pcie_clear_cmd_in_flight(trans); |
b9439491 EG |
1211 | spin_unlock_irqrestore(&trans_pcie->reg_lock, flags); |
1212 | } | |
1213 | ||
4cf677fd | 1214 | iwl_pcie_txq_progress(txq); |
48d42c42 EG |
1215 | } |
1216 | ||
f02831be | 1217 | static int iwl_pcie_txq_set_ratid_map(struct iwl_trans *trans, u16 ra_tid, |
1ce8658c | 1218 | u16 txq_id) |
48d42c42 | 1219 | { |
20d3b647 | 1220 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
48d42c42 EG |
1221 | u32 tbl_dw_addr; |
1222 | u32 tbl_dw; | |
1223 | u16 scd_q2ratid; | |
1224 | ||
1225 | scd_q2ratid = ra_tid & SCD_QUEUE_RA_TID_MAP_RATID_MSK; | |
1226 | ||
105183b1 | 1227 | tbl_dw_addr = trans_pcie->scd_base_addr + |
48d42c42 EG |
1228 | SCD_TRANS_TBL_OFFSET_QUEUE(txq_id); |
1229 | ||
4fd442db | 1230 | tbl_dw = iwl_trans_read_mem32(trans, tbl_dw_addr); |
48d42c42 EG |
1231 | |
1232 | if (txq_id & 0x1) | |
1233 | tbl_dw = (scd_q2ratid << 16) | (tbl_dw & 0x0000FFFF); | |
1234 | else | |
1235 | tbl_dw = scd_q2ratid | (tbl_dw & 0xFFFF0000); | |
1236 | ||
4fd442db | 1237 | iwl_trans_write_mem32(trans, tbl_dw_addr, tbl_dw); |
48d42c42 EG |
1238 | |
1239 | return 0; | |
1240 | } | |
1241 | ||
bd5f6a34 EG |
1242 | /* Receiver address (actually, Rx station's index into station table), |
1243 | * combined with Traffic ID (QOS priority), in format used by Tx Scheduler */ | |
1244 | #define BUILD_RAxTID(sta_id, tid) (((sta_id) << 4) + (tid)) | |
1245 | ||
fea7795f | 1246 | void iwl_trans_pcie_txq_enable(struct iwl_trans *trans, int txq_id, u16 ssn, |
4cf677fd EG |
1247 | const struct iwl_trans_txq_scd_cfg *cfg, |
1248 | unsigned int wdg_timeout) | |
48d42c42 | 1249 | { |
9eae88fa | 1250 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
4cf677fd | 1251 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; |
d4578ea8 | 1252 | int fifo = -1; |
4beaf6c2 | 1253 | |
9eae88fa JB |
1254 | if (test_and_set_bit(txq_id, trans_pcie->queue_used)) |
1255 | WARN_ONCE(1, "queue %d already used - expect issues", txq_id); | |
48d42c42 | 1256 | |
ae79785f SS |
1257 | if (cfg && trans->cfg->use_tfh) |
1258 | WARN_ONCE(1, "Expected no calls to SCD configuration"); | |
1259 | ||
4cf677fd EG |
1260 | txq->wd_timeout = msecs_to_jiffies(wdg_timeout); |
1261 | ||
d4578ea8 JB |
1262 | if (cfg) { |
1263 | fifo = cfg->fifo; | |
48d42c42 | 1264 | |
002a9e26 | 1265 | /* Disable the scheduler prior configuring the cmd queue */ |
3a736bcb EG |
1266 | if (txq_id == trans_pcie->cmd_queue && |
1267 | trans_pcie->scd_set_active) | |
002a9e26 AA |
1268 | iwl_scd_enable_set_active(trans, 0); |
1269 | ||
d4578ea8 JB |
1270 | /* Stop this Tx queue before configuring it */ |
1271 | iwl_scd_txq_set_inactive(trans, txq_id); | |
4beaf6c2 | 1272 | |
d4578ea8 JB |
1273 | /* Set this queue as a chain-building queue unless it is CMD */ |
1274 | if (txq_id != trans_pcie->cmd_queue) | |
1275 | iwl_scd_txq_set_chain(trans, txq_id); | |
48d42c42 | 1276 | |
64ba8930 | 1277 | if (cfg->aggregate) { |
d4578ea8 | 1278 | u16 ra_tid = BUILD_RAxTID(cfg->sta_id, cfg->tid); |
48d42c42 | 1279 | |
d4578ea8 JB |
1280 | /* Map receiver-address / traffic-ID to this queue */ |
1281 | iwl_pcie_txq_set_ratid_map(trans, ra_tid, txq_id); | |
f4772520 | 1282 | |
d4578ea8 JB |
1283 | /* enable aggregations for the queue */ |
1284 | iwl_scd_txq_enable_agg(trans, txq_id); | |
4cf677fd | 1285 | txq->ampdu = true; |
d4578ea8 JB |
1286 | } else { |
1287 | /* | |
1288 | * disable aggregations for the queue, this will also | |
1289 | * make the ra_tid mapping configuration irrelevant | |
1290 | * since it is now a non-AGG queue. | |
1291 | */ | |
1292 | iwl_scd_txq_disable_agg(trans, txq_id); | |
1293 | ||
4cf677fd | 1294 | ssn = txq->q.read_ptr; |
d4578ea8 | 1295 | } |
4beaf6c2 | 1296 | } |
48d42c42 EG |
1297 | |
1298 | /* Place first TFD at index corresponding to start sequence number. | |
1299 | * Assumes that ssn_idx is valid (!= 0xFFF) */ | |
4cf677fd EG |
1300 | txq->q.read_ptr = (ssn & 0xff); |
1301 | txq->q.write_ptr = (ssn & 0xff); | |
0294d9ee EG |
1302 | iwl_write_direct32(trans, HBUS_TARG_WRPTR, |
1303 | (ssn & 0xff) | (txq_id << 8)); | |
1ce8658c | 1304 | |
d4578ea8 JB |
1305 | if (cfg) { |
1306 | u8 frame_limit = cfg->frame_limit; | |
48d42c42 | 1307 | |
d4578ea8 JB |
1308 | iwl_write_prph(trans, SCD_QUEUE_RDPTR(txq_id), ssn); |
1309 | ||
1310 | /* Set up Tx window size and frame limit for this queue */ | |
1311 | iwl_trans_write_mem32(trans, trans_pcie->scd_base_addr + | |
1312 | SCD_CONTEXT_QUEUE_OFFSET(txq_id), 0); | |
1313 | iwl_trans_write_mem32(trans, | |
1314 | trans_pcie->scd_base_addr + | |
9eae88fa JB |
1315 | SCD_CONTEXT_QUEUE_OFFSET(txq_id) + sizeof(u32), |
1316 | ((frame_limit << SCD_QUEUE_CTX_REG2_WIN_SIZE_POS) & | |
d4578ea8 | 1317 | SCD_QUEUE_CTX_REG2_WIN_SIZE_MSK) | |
9eae88fa | 1318 | ((frame_limit << SCD_QUEUE_CTX_REG2_FRAME_LIMIT_POS) & |
d4578ea8 JB |
1319 | SCD_QUEUE_CTX_REG2_FRAME_LIMIT_MSK)); |
1320 | ||
1321 | /* Set up status area in SRAM, map to Tx DMA/FIFO, activate */ | |
1322 | iwl_write_prph(trans, SCD_QUEUE_STATUS_BITS(txq_id), | |
1323 | (1 << SCD_QUEUE_STTS_REG_POS_ACTIVE) | | |
1324 | (cfg->fifo << SCD_QUEUE_STTS_REG_POS_TXF) | | |
1325 | (1 << SCD_QUEUE_STTS_REG_POS_WSL) | | |
1326 | SCD_QUEUE_STTS_REG_MSK); | |
002a9e26 AA |
1327 | |
1328 | /* enable the scheduler for this queue (only) */ | |
3a736bcb EG |
1329 | if (txq_id == trans_pcie->cmd_queue && |
1330 | trans_pcie->scd_set_active) | |
002a9e26 | 1331 | iwl_scd_enable_set_active(trans, BIT(txq_id)); |
0294d9ee EG |
1332 | |
1333 | IWL_DEBUG_TX_QUEUES(trans, | |
1334 | "Activate queue %d on FIFO %d WrPtr: %d\n", | |
1335 | txq_id, fifo, ssn & 0xff); | |
1336 | } else { | |
1337 | IWL_DEBUG_TX_QUEUES(trans, | |
1338 | "Activate queue %d WrPtr: %d\n", | |
1339 | txq_id, ssn & 0xff); | |
d4578ea8 JB |
1340 | } |
1341 | ||
4cf677fd | 1342 | txq->active = true; |
4beaf6c2 EG |
1343 | } |
1344 | ||
42db09c1 LK |
1345 | void iwl_trans_pcie_txq_set_shared_mode(struct iwl_trans *trans, u32 txq_id, |
1346 | bool shared_mode) | |
1347 | { | |
1348 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
1349 | struct iwl_txq *txq = &trans_pcie->txq[txq_id]; | |
1350 | ||
1351 | txq->ampdu = !shared_mode; | |
1352 | } | |
1353 | ||
d4578ea8 JB |
1354 | void iwl_trans_pcie_txq_disable(struct iwl_trans *trans, int txq_id, |
1355 | bool configure_scd) | |
288712a6 | 1356 | { |
8ad71bef | 1357 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
986ea6c9 EG |
1358 | u32 stts_addr = trans_pcie->scd_base_addr + |
1359 | SCD_TX_STTS_QUEUE_OFFSET(txq_id); | |
1360 | static const u32 zero_val[4] = {}; | |
288712a6 | 1361 | |
e0b8d405 EG |
1362 | trans_pcie->txq[txq_id].frozen_expiry_remainder = 0; |
1363 | trans_pcie->txq[txq_id].frozen = false; | |
1364 | ||
fba1c627 EG |
1365 | /* |
1366 | * Upon HW Rfkill - we stop the device, and then stop the queues | |
1367 | * in the op_mode. Just for the sake of the simplicity of the op_mode, | |
1368 | * allow the op_mode to call txq_disable after it already called | |
1369 | * stop_device. | |
1370 | */ | |
9eae88fa | 1371 | if (!test_and_clear_bit(txq_id, trans_pcie->queue_used)) { |
fba1c627 EG |
1372 | WARN_ONCE(test_bit(STATUS_DEVICE_ENABLED, &trans->status), |
1373 | "queue %d not used", txq_id); | |
9eae88fa | 1374 | return; |
48d42c42 EG |
1375 | } |
1376 | ||
ae79785f SS |
1377 | if (configure_scd && trans->cfg->use_tfh) |
1378 | WARN_ONCE(1, "Expected no calls to SCD configuration"); | |
1379 | ||
d4578ea8 JB |
1380 | if (configure_scd) { |
1381 | iwl_scd_txq_set_inactive(trans, txq_id); | |
ac928f8d | 1382 | |
d4578ea8 JB |
1383 | iwl_trans_write_mem(trans, stts_addr, (void *)zero_val, |
1384 | ARRAY_SIZE(zero_val)); | |
1385 | } | |
986ea6c9 | 1386 | |
990aa6d7 | 1387 | iwl_pcie_txq_unmap(trans, txq_id); |
68972c46 | 1388 | trans_pcie->txq[txq_id].ampdu = false; |
6c3fd3f0 | 1389 | |
1ce8658c | 1390 | IWL_DEBUG_TX_QUEUES(trans, "Deactivate queue %d\n", txq_id); |
48d42c42 EG |
1391 | } |
1392 | ||
fd4abac5 TW |
1393 | /*************** HOST COMMAND QUEUE FUNCTIONS *****/ |
1394 | ||
990aa6d7 | 1395 | /* |
f02831be | 1396 | * iwl_pcie_enqueue_hcmd - enqueue a uCode command |
fd4abac5 | 1397 | * @priv: device private data point |
e89044d7 | 1398 | * @cmd: a pointer to the ucode command structure |
fd4abac5 | 1399 | * |
e89044d7 EP |
1400 | * The function returns < 0 values to indicate the operation |
1401 | * failed. On success, it returns the index (>= 0) of command in the | |
fd4abac5 TW |
1402 | * command queue. |
1403 | */ | |
f02831be EG |
1404 | static int iwl_pcie_enqueue_hcmd(struct iwl_trans *trans, |
1405 | struct iwl_host_cmd *cmd) | |
fd4abac5 | 1406 | { |
8ad71bef | 1407 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
990aa6d7 | 1408 | struct iwl_txq *txq = &trans_pcie->txq[trans_pcie->cmd_queue]; |
fd4abac5 | 1409 | struct iwl_queue *q = &txq->q; |
c2acea8e JB |
1410 | struct iwl_device_cmd *out_cmd; |
1411 | struct iwl_cmd_meta *out_meta; | |
b9439491 | 1412 | unsigned long flags; |
f4feb8ac | 1413 | void *dup_buf = NULL; |
fd4abac5 | 1414 | dma_addr_t phys_addr; |
f4feb8ac | 1415 | int idx; |
8de437c7 | 1416 | u16 copy_size, cmd_size, tb0_size; |
4ce7cc2b | 1417 | bool had_nocopy = false; |
ab02165c | 1418 | u8 group_id = iwl_cmd_groupid(cmd->id); |
b9439491 | 1419 | int i, ret; |
96791422 | 1420 | u32 cmd_pos; |
1afbfb60 JB |
1421 | const u8 *cmddata[IWL_MAX_CMD_TBS_PER_TFD]; |
1422 | u16 cmdlen[IWL_MAX_CMD_TBS_PER_TFD]; | |
fd4abac5 | 1423 | |
88742c9e JB |
1424 | if (WARN(!trans_pcie->wide_cmd_header && |
1425 | group_id > IWL_ALWAYS_LONG_GROUP, | |
ab02165c AE |
1426 | "unsupported wide command %#x\n", cmd->id)) |
1427 | return -EINVAL; | |
1428 | ||
1429 | if (group_id != 0) { | |
1430 | copy_size = sizeof(struct iwl_cmd_header_wide); | |
1431 | cmd_size = sizeof(struct iwl_cmd_header_wide); | |
1432 | } else { | |
1433 | copy_size = sizeof(struct iwl_cmd_header); | |
1434 | cmd_size = sizeof(struct iwl_cmd_header); | |
1435 | } | |
4ce7cc2b JB |
1436 | |
1437 | /* need one for the header if the first is NOCOPY */ | |
1afbfb60 | 1438 | BUILD_BUG_ON(IWL_MAX_CMD_TBS_PER_TFD > IWL_NUM_OF_TBS - 1); |
4ce7cc2b | 1439 | |
1afbfb60 | 1440 | for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { |
8a964f44 JB |
1441 | cmddata[i] = cmd->data[i]; |
1442 | cmdlen[i] = cmd->len[i]; | |
1443 | ||
4ce7cc2b JB |
1444 | if (!cmd->len[i]) |
1445 | continue; | |
8a964f44 | 1446 | |
8de437c7 SS |
1447 | /* need at least IWL_FIRST_TB_SIZE copied */ |
1448 | if (copy_size < IWL_FIRST_TB_SIZE) { | |
1449 | int copy = IWL_FIRST_TB_SIZE - copy_size; | |
8a964f44 JB |
1450 | |
1451 | if (copy > cmdlen[i]) | |
1452 | copy = cmdlen[i]; | |
1453 | cmdlen[i] -= copy; | |
1454 | cmddata[i] += copy; | |
1455 | copy_size += copy; | |
1456 | } | |
1457 | ||
4ce7cc2b JB |
1458 | if (cmd->dataflags[i] & IWL_HCMD_DFL_NOCOPY) { |
1459 | had_nocopy = true; | |
f4feb8ac JB |
1460 | if (WARN_ON(cmd->dataflags[i] & IWL_HCMD_DFL_DUP)) { |
1461 | idx = -EINVAL; | |
1462 | goto free_dup_buf; | |
1463 | } | |
1464 | } else if (cmd->dataflags[i] & IWL_HCMD_DFL_DUP) { | |
1465 | /* | |
1466 | * This is also a chunk that isn't copied | |
1467 | * to the static buffer so set had_nocopy. | |
1468 | */ | |
1469 | had_nocopy = true; | |
1470 | ||
1471 | /* only allowed once */ | |
1472 | if (WARN_ON(dup_buf)) { | |
1473 | idx = -EINVAL; | |
1474 | goto free_dup_buf; | |
1475 | } | |
1476 | ||
8a964f44 | 1477 | dup_buf = kmemdup(cmddata[i], cmdlen[i], |
f4feb8ac JB |
1478 | GFP_ATOMIC); |
1479 | if (!dup_buf) | |
1480 | return -ENOMEM; | |
4ce7cc2b JB |
1481 | } else { |
1482 | /* NOCOPY must not be followed by normal! */ | |
f4feb8ac JB |
1483 | if (WARN_ON(had_nocopy)) { |
1484 | idx = -EINVAL; | |
1485 | goto free_dup_buf; | |
1486 | } | |
8a964f44 | 1487 | copy_size += cmdlen[i]; |
4ce7cc2b JB |
1488 | } |
1489 | cmd_size += cmd->len[i]; | |
1490 | } | |
fd4abac5 | 1491 | |
3e41ace5 JB |
1492 | /* |
1493 | * If any of the command structures end up being larger than | |
4ce7cc2b JB |
1494 | * the TFD_MAX_PAYLOAD_SIZE and they aren't dynamically |
1495 | * allocated into separate TFDs, then we will need to | |
1496 | * increase the size of the buffers. | |
3e41ace5 | 1497 | */ |
2a79e45e JB |
1498 | if (WARN(copy_size > TFD_MAX_PAYLOAD_SIZE, |
1499 | "Command %s (%#x) is too large (%d bytes)\n", | |
39bdb17e SD |
1500 | iwl_get_cmd_string(trans, cmd->id), |
1501 | cmd->id, copy_size)) { | |
f4feb8ac JB |
1502 | idx = -EINVAL; |
1503 | goto free_dup_buf; | |
1504 | } | |
fd4abac5 | 1505 | |
015c15e1 | 1506 | spin_lock_bh(&txq->lock); |
3598e177 | 1507 | |
c2acea8e | 1508 | if (iwl_queue_space(q) < ((cmd->flags & CMD_ASYNC) ? 2 : 1)) { |
015c15e1 | 1509 | spin_unlock_bh(&txq->lock); |
3598e177 | 1510 | |
6d8f6eeb | 1511 | IWL_ERR(trans, "No space in command queue\n"); |
0e781842 | 1512 | iwl_op_mode_cmd_queue_full(trans->op_mode); |
f4feb8ac JB |
1513 | idx = -ENOSPC; |
1514 | goto free_dup_buf; | |
fd4abac5 TW |
1515 | } |
1516 | ||
4ce7cc2b | 1517 | idx = get_cmd_index(q, q->write_ptr); |
bf8440e6 JB |
1518 | out_cmd = txq->entries[idx].cmd; |
1519 | out_meta = &txq->entries[idx].meta; | |
c2acea8e | 1520 | |
8ce73f3a | 1521 | memset(out_meta, 0, sizeof(*out_meta)); /* re-initialize to NULL */ |
c2acea8e JB |
1522 | if (cmd->flags & CMD_WANT_SKB) |
1523 | out_meta->source = cmd; | |
fd4abac5 | 1524 | |
4ce7cc2b | 1525 | /* set up the header */ |
ab02165c AE |
1526 | if (group_id != 0) { |
1527 | out_cmd->hdr_wide.cmd = iwl_cmd_opcode(cmd->id); | |
1528 | out_cmd->hdr_wide.group_id = group_id; | |
1529 | out_cmd->hdr_wide.version = iwl_cmd_version(cmd->id); | |
1530 | out_cmd->hdr_wide.length = | |
1531 | cpu_to_le16(cmd_size - | |
1532 | sizeof(struct iwl_cmd_header_wide)); | |
1533 | out_cmd->hdr_wide.reserved = 0; | |
1534 | out_cmd->hdr_wide.sequence = | |
1535 | cpu_to_le16(QUEUE_TO_SEQ(trans_pcie->cmd_queue) | | |
1536 | INDEX_TO_SEQ(q->write_ptr)); | |
1537 | ||
1538 | cmd_pos = sizeof(struct iwl_cmd_header_wide); | |
1539 | copy_size = sizeof(struct iwl_cmd_header_wide); | |
1540 | } else { | |
1541 | out_cmd->hdr.cmd = iwl_cmd_opcode(cmd->id); | |
1542 | out_cmd->hdr.sequence = | |
1543 | cpu_to_le16(QUEUE_TO_SEQ(trans_pcie->cmd_queue) | | |
1544 | INDEX_TO_SEQ(q->write_ptr)); | |
1545 | out_cmd->hdr.group_id = 0; | |
1546 | ||
1547 | cmd_pos = sizeof(struct iwl_cmd_header); | |
1548 | copy_size = sizeof(struct iwl_cmd_header); | |
1549 | } | |
4ce7cc2b JB |
1550 | |
1551 | /* and copy the data that needs to be copied */ | |
1afbfb60 | 1552 | for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { |
4d075007 | 1553 | int copy; |
8a964f44 | 1554 | |
cc904c71 | 1555 | if (!cmd->len[i]) |
4ce7cc2b | 1556 | continue; |
8a964f44 | 1557 | |
8a964f44 JB |
1558 | /* copy everything if not nocopy/dup */ |
1559 | if (!(cmd->dataflags[i] & (IWL_HCMD_DFL_NOCOPY | | |
4d075007 | 1560 | IWL_HCMD_DFL_DUP))) { |
8a964f44 JB |
1561 | copy = cmd->len[i]; |
1562 | ||
8a964f44 JB |
1563 | memcpy((u8 *)out_cmd + cmd_pos, cmd->data[i], copy); |
1564 | cmd_pos += copy; | |
1565 | copy_size += copy; | |
4d075007 JB |
1566 | continue; |
1567 | } | |
1568 | ||
1569 | /* | |
8de437c7 SS |
1570 | * Otherwise we need at least IWL_FIRST_TB_SIZE copied |
1571 | * in total (for bi-directional DMA), but copy up to what | |
4d075007 JB |
1572 | * we can fit into the payload for debug dump purposes. |
1573 | */ | |
1574 | copy = min_t(int, TFD_MAX_PAYLOAD_SIZE - cmd_pos, cmd->len[i]); | |
1575 | ||
1576 | memcpy((u8 *)out_cmd + cmd_pos, cmd->data[i], copy); | |
1577 | cmd_pos += copy; | |
1578 | ||
1579 | /* However, treat copy_size the proper way, we need it below */ | |
8de437c7 SS |
1580 | if (copy_size < IWL_FIRST_TB_SIZE) { |
1581 | copy = IWL_FIRST_TB_SIZE - copy_size; | |
4d075007 JB |
1582 | |
1583 | if (copy > cmd->len[i]) | |
1584 | copy = cmd->len[i]; | |
1585 | copy_size += copy; | |
8a964f44 | 1586 | } |
96791422 EG |
1587 | } |
1588 | ||
d9fb6465 | 1589 | IWL_DEBUG_HC(trans, |
ab02165c | 1590 | "Sending command %s (%.2x.%.2x), seq: 0x%04X, %d bytes at %d[%d]:%d\n", |
39bdb17e | 1591 | iwl_get_cmd_string(trans, cmd->id), |
ab02165c AE |
1592 | group_id, out_cmd->hdr.cmd, |
1593 | le16_to_cpu(out_cmd->hdr.sequence), | |
20d3b647 | 1594 | cmd_size, q->write_ptr, idx, trans_pcie->cmd_queue); |
4ce7cc2b | 1595 | |
8de437c7 SS |
1596 | /* start the TFD with the minimum copy bytes */ |
1597 | tb0_size = min_t(int, copy_size, IWL_FIRST_TB_SIZE); | |
1598 | memcpy(&txq->first_tb_bufs[idx], &out_cmd->hdr, tb0_size); | |
38c0f334 | 1599 | iwl_pcie_txq_build_tfd(trans, txq, |
8de437c7 SS |
1600 | iwl_pcie_get_first_tb_dma(txq, idx), |
1601 | tb0_size, true); | |
38c0f334 JB |
1602 | |
1603 | /* map first command fragment, if any remains */ | |
8de437c7 | 1604 | if (copy_size > tb0_size) { |
38c0f334 | 1605 | phys_addr = dma_map_single(trans->dev, |
8de437c7 SS |
1606 | ((u8 *)&out_cmd->hdr) + tb0_size, |
1607 | copy_size - tb0_size, | |
38c0f334 JB |
1608 | DMA_TO_DEVICE); |
1609 | if (dma_mapping_error(trans->dev, phys_addr)) { | |
1610 | iwl_pcie_tfd_unmap(trans, out_meta, | |
1611 | &txq->tfds[q->write_ptr]); | |
1612 | idx = -ENOMEM; | |
1613 | goto out; | |
1614 | } | |
8a964f44 | 1615 | |
38c0f334 | 1616 | iwl_pcie_txq_build_tfd(trans, txq, phys_addr, |
8de437c7 | 1617 | copy_size - tb0_size, false); |
2c46f72e JB |
1618 | } |
1619 | ||
8a964f44 | 1620 | /* map the remaining (adjusted) nocopy/dup fragments */ |
1afbfb60 | 1621 | for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { |
8a964f44 | 1622 | const void *data = cmddata[i]; |
f4feb8ac | 1623 | |
8a964f44 | 1624 | if (!cmdlen[i]) |
4ce7cc2b | 1625 | continue; |
f4feb8ac JB |
1626 | if (!(cmd->dataflags[i] & (IWL_HCMD_DFL_NOCOPY | |
1627 | IWL_HCMD_DFL_DUP))) | |
4ce7cc2b | 1628 | continue; |
f4feb8ac JB |
1629 | if (cmd->dataflags[i] & IWL_HCMD_DFL_DUP) |
1630 | data = dup_buf; | |
1631 | phys_addr = dma_map_single(trans->dev, (void *)data, | |
98891754 | 1632 | cmdlen[i], DMA_TO_DEVICE); |
1042db2a | 1633 | if (dma_mapping_error(trans->dev, phys_addr)) { |
f02831be | 1634 | iwl_pcie_tfd_unmap(trans, out_meta, |
98891754 | 1635 | &txq->tfds[q->write_ptr]); |
4ce7cc2b JB |
1636 | idx = -ENOMEM; |
1637 | goto out; | |
1638 | } | |
1639 | ||
6d6e68f8 | 1640 | iwl_pcie_txq_build_tfd(trans, txq, phys_addr, cmdlen[i], false); |
4ce7cc2b | 1641 | } |
df833b1d | 1642 | |
206eea78 JB |
1643 | BUILD_BUG_ON(IWL_NUM_OF_TBS + CMD_TB_BITMAP_POS > |
1644 | sizeof(out_meta->flags) * BITS_PER_BYTE); | |
afaf6b57 | 1645 | out_meta->flags = cmd->flags; |
f4feb8ac | 1646 | if (WARN_ON_ONCE(txq->entries[idx].free_buf)) |
5d4185ae | 1647 | kzfree(txq->entries[idx].free_buf); |
f4feb8ac | 1648 | txq->entries[idx].free_buf = dup_buf; |
2c46f72e | 1649 | |
ab02165c | 1650 | trace_iwlwifi_dev_hcmd(trans->dev, cmd, cmd_size, &out_cmd->hdr_wide); |
df833b1d | 1651 | |
7c5ba4a8 | 1652 | /* start timer if queue currently empty */ |
4cf677fd EG |
1653 | if (q->read_ptr == q->write_ptr && txq->wd_timeout) |
1654 | mod_timer(&txq->stuck_timer, jiffies + txq->wd_timeout); | |
7c5ba4a8 | 1655 | |
b9439491 | 1656 | spin_lock_irqsave(&trans_pcie->reg_lock, flags); |
7616f334 | 1657 | ret = iwl_pcie_set_cmd_in_flight(trans, cmd); |
804d4c5a EP |
1658 | if (ret < 0) { |
1659 | idx = ret; | |
1660 | spin_unlock_irqrestore(&trans_pcie->reg_lock, flags); | |
1661 | goto out; | |
b9439491 EG |
1662 | } |
1663 | ||
fd4abac5 | 1664 | /* Increment and update queue's write index */ |
83f32a4b | 1665 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr); |
990aa6d7 | 1666 | iwl_pcie_txq_inc_wr_ptr(trans, txq); |
fd4abac5 | 1667 | |
b9439491 EG |
1668 | spin_unlock_irqrestore(&trans_pcie->reg_lock, flags); |
1669 | ||
2c46f72e | 1670 | out: |
015c15e1 | 1671 | spin_unlock_bh(&txq->lock); |
f4feb8ac JB |
1672 | free_dup_buf: |
1673 | if (idx < 0) | |
1674 | kfree(dup_buf); | |
7bfedc59 | 1675 | return idx; |
fd4abac5 TW |
1676 | } |
1677 | ||
990aa6d7 EG |
1678 | /* |
1679 | * iwl_pcie_hcmd_complete - Pull unused buffers off the queue and reclaim them | |
17b88929 | 1680 | * @rxb: Rx buffer to reclaim |
17b88929 | 1681 | */ |
990aa6d7 | 1682 | void iwl_pcie_hcmd_complete(struct iwl_trans *trans, |
f7e6469f | 1683 | struct iwl_rx_cmd_buffer *rxb) |
17b88929 | 1684 | { |
2f301227 | 1685 | struct iwl_rx_packet *pkt = rxb_addr(rxb); |
17b88929 | 1686 | u16 sequence = le16_to_cpu(pkt->hdr.sequence); |
39bdb17e SD |
1687 | u8 group_id = iwl_cmd_groupid(pkt->hdr.group_id); |
1688 | u32 cmd_id; | |
17b88929 TW |
1689 | int txq_id = SEQ_TO_QUEUE(sequence); |
1690 | int index = SEQ_TO_INDEX(sequence); | |
17b88929 | 1691 | int cmd_index; |
c2acea8e JB |
1692 | struct iwl_device_cmd *cmd; |
1693 | struct iwl_cmd_meta *meta; | |
8ad71bef | 1694 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
990aa6d7 | 1695 | struct iwl_txq *txq = &trans_pcie->txq[trans_pcie->cmd_queue]; |
17b88929 TW |
1696 | |
1697 | /* If a Tx command is being handled and it isn't in the actual | |
1698 | * command queue then there a command routing bug has been introduced | |
1699 | * in the queue management code. */ | |
c6f600fc | 1700 | if (WARN(txq_id != trans_pcie->cmd_queue, |
13bb9483 | 1701 | "wrong command queue %d (should be %d), sequence 0x%X readp=%d writep=%d\n", |
20d3b647 JB |
1702 | txq_id, trans_pcie->cmd_queue, sequence, |
1703 | trans_pcie->txq[trans_pcie->cmd_queue].q.read_ptr, | |
1704 | trans_pcie->txq[trans_pcie->cmd_queue].q.write_ptr)) { | |
3e10caeb | 1705 | iwl_print_hex_error(trans, pkt, 32); |
55d6a3cd | 1706 | return; |
01ef9323 | 1707 | } |
17b88929 | 1708 | |
2bfb5092 | 1709 | spin_lock_bh(&txq->lock); |
015c15e1 | 1710 | |
4ce7cc2b | 1711 | cmd_index = get_cmd_index(&txq->q, index); |
bf8440e6 JB |
1712 | cmd = txq->entries[cmd_index].cmd; |
1713 | meta = &txq->entries[cmd_index].meta; | |
39bdb17e | 1714 | cmd_id = iwl_cmd_id(cmd->hdr.cmd, group_id, 0); |
17b88929 | 1715 | |
98891754 | 1716 | iwl_pcie_tfd_unmap(trans, meta, &txq->tfds[index]); |
c33de625 | 1717 | |
17b88929 | 1718 | /* Input error checking is done when commands are added to queue. */ |
c2acea8e | 1719 | if (meta->flags & CMD_WANT_SKB) { |
48a2d66f | 1720 | struct page *p = rxb_steal_page(rxb); |
65b94a4a | 1721 | |
65b94a4a JB |
1722 | meta->source->resp_pkt = pkt; |
1723 | meta->source->_rx_page_addr = (unsigned long)page_address(p); | |
b2cf410c | 1724 | meta->source->_rx_page_order = trans_pcie->rx_page_order; |
247c61d6 | 1725 | } |
2624e96c | 1726 | |
dcbb4746 EG |
1727 | if (meta->flags & CMD_WANT_ASYNC_CALLBACK) |
1728 | iwl_op_mode_async_cb(trans->op_mode, cmd); | |
1729 | ||
f02831be | 1730 | iwl_pcie_cmdq_reclaim(trans, txq_id, index); |
17b88929 | 1731 | |
c2acea8e | 1732 | if (!(meta->flags & CMD_ASYNC)) { |
eb7ff77e | 1733 | if (!test_bit(STATUS_SYNC_HCMD_ACTIVE, &trans->status)) { |
05c89b91 WYG |
1734 | IWL_WARN(trans, |
1735 | "HCMD_ACTIVE already clear for command %s\n", | |
39bdb17e | 1736 | iwl_get_cmd_string(trans, cmd_id)); |
05c89b91 | 1737 | } |
eb7ff77e | 1738 | clear_bit(STATUS_SYNC_HCMD_ACTIVE, &trans->status); |
6d8f6eeb | 1739 | IWL_DEBUG_INFO(trans, "Clearing HCMD_ACTIVE for command %s\n", |
39bdb17e | 1740 | iwl_get_cmd_string(trans, cmd_id)); |
f946b529 | 1741 | wake_up(&trans_pcie->wait_command_queue); |
17b88929 | 1742 | } |
3598e177 | 1743 | |
4cbb8e50 LC |
1744 | if (meta->flags & CMD_MAKE_TRANS_IDLE) { |
1745 | IWL_DEBUG_INFO(trans, "complete %s - mark trans as idle\n", | |
1746 | iwl_get_cmd_string(trans, cmd->hdr.cmd)); | |
1747 | set_bit(STATUS_TRANS_IDLE, &trans->status); | |
1748 | wake_up(&trans_pcie->d0i3_waitq); | |
1749 | } | |
1750 | ||
1751 | if (meta->flags & CMD_WAKE_UP_TRANS) { | |
1752 | IWL_DEBUG_INFO(trans, "complete %s - clear trans idle flag\n", | |
1753 | iwl_get_cmd_string(trans, cmd->hdr.cmd)); | |
1754 | clear_bit(STATUS_TRANS_IDLE, &trans->status); | |
1755 | wake_up(&trans_pcie->d0i3_waitq); | |
1756 | } | |
1757 | ||
dd487449 | 1758 | meta->flags = 0; |
3598e177 | 1759 | |
2bfb5092 | 1760 | spin_unlock_bh(&txq->lock); |
17b88929 | 1761 | } |
253a634c | 1762 | |
9439eac7 | 1763 | #define HOST_COMPLETE_TIMEOUT (2 * HZ) |
253a634c | 1764 | |
f02831be EG |
1765 | static int iwl_pcie_send_hcmd_async(struct iwl_trans *trans, |
1766 | struct iwl_host_cmd *cmd) | |
253a634c EG |
1767 | { |
1768 | int ret; | |
1769 | ||
1770 | /* An asynchronous command can not expect an SKB to be set. */ | |
1771 | if (WARN_ON(cmd->flags & CMD_WANT_SKB)) | |
1772 | return -EINVAL; | |
1773 | ||
f02831be | 1774 | ret = iwl_pcie_enqueue_hcmd(trans, cmd); |
253a634c | 1775 | if (ret < 0) { |
721c32f7 | 1776 | IWL_ERR(trans, |
b36b110c | 1777 | "Error sending %s: enqueue_hcmd failed: %d\n", |
39bdb17e | 1778 | iwl_get_cmd_string(trans, cmd->id), ret); |
253a634c EG |
1779 | return ret; |
1780 | } | |
1781 | return 0; | |
1782 | } | |
1783 | ||
f02831be EG |
1784 | static int iwl_pcie_send_hcmd_sync(struct iwl_trans *trans, |
1785 | struct iwl_host_cmd *cmd) | |
253a634c | 1786 | { |
8ad71bef | 1787 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
253a634c EG |
1788 | int cmd_idx; |
1789 | int ret; | |
1790 | ||
6d8f6eeb | 1791 | IWL_DEBUG_INFO(trans, "Attempting to send sync command %s\n", |
39bdb17e | 1792 | iwl_get_cmd_string(trans, cmd->id)); |
253a634c | 1793 | |
eb7ff77e AN |
1794 | if (WARN(test_and_set_bit(STATUS_SYNC_HCMD_ACTIVE, |
1795 | &trans->status), | |
bcbb8c9c | 1796 | "Command %s: a command is already active!\n", |
39bdb17e | 1797 | iwl_get_cmd_string(trans, cmd->id))) |
2cc39c94 | 1798 | return -EIO; |
2cc39c94 | 1799 | |
6d8f6eeb | 1800 | IWL_DEBUG_INFO(trans, "Setting HCMD_ACTIVE for command %s\n", |
39bdb17e | 1801 | iwl_get_cmd_string(trans, cmd->id)); |
253a634c | 1802 | |
71b1230c LC |
1803 | if (pm_runtime_suspended(&trans_pcie->pci_dev->dev)) { |
1804 | ret = wait_event_timeout(trans_pcie->d0i3_waitq, | |
1805 | pm_runtime_active(&trans_pcie->pci_dev->dev), | |
1806 | msecs_to_jiffies(IWL_TRANS_IDLE_TIMEOUT)); | |
1807 | if (!ret) { | |
1808 | IWL_ERR(trans, "Timeout exiting D0i3 before hcmd\n"); | |
1809 | return -ETIMEDOUT; | |
1810 | } | |
1811 | } | |
1812 | ||
f02831be | 1813 | cmd_idx = iwl_pcie_enqueue_hcmd(trans, cmd); |
253a634c EG |
1814 | if (cmd_idx < 0) { |
1815 | ret = cmd_idx; | |
eb7ff77e | 1816 | clear_bit(STATUS_SYNC_HCMD_ACTIVE, &trans->status); |
721c32f7 | 1817 | IWL_ERR(trans, |
b36b110c | 1818 | "Error sending %s: enqueue_hcmd failed: %d\n", |
39bdb17e | 1819 | iwl_get_cmd_string(trans, cmd->id), ret); |
253a634c EG |
1820 | return ret; |
1821 | } | |
1822 | ||
b9439491 EG |
1823 | ret = wait_event_timeout(trans_pcie->wait_command_queue, |
1824 | !test_bit(STATUS_SYNC_HCMD_ACTIVE, | |
1825 | &trans->status), | |
1826 | HOST_COMPLETE_TIMEOUT); | |
253a634c | 1827 | if (!ret) { |
6dde8c48 JB |
1828 | struct iwl_txq *txq = &trans_pcie->txq[trans_pcie->cmd_queue]; |
1829 | struct iwl_queue *q = &txq->q; | |
d10630af | 1830 | |
6dde8c48 | 1831 | IWL_ERR(trans, "Error sending %s: time out after %dms.\n", |
39bdb17e | 1832 | iwl_get_cmd_string(trans, cmd->id), |
6dde8c48 | 1833 | jiffies_to_msecs(HOST_COMPLETE_TIMEOUT)); |
253a634c | 1834 | |
6dde8c48 JB |
1835 | IWL_ERR(trans, "Current CMD queue read_ptr %d write_ptr %d\n", |
1836 | q->read_ptr, q->write_ptr); | |
d10630af | 1837 | |
eb7ff77e | 1838 | clear_bit(STATUS_SYNC_HCMD_ACTIVE, &trans->status); |
6dde8c48 | 1839 | IWL_DEBUG_INFO(trans, "Clearing HCMD_ACTIVE for command %s\n", |
39bdb17e | 1840 | iwl_get_cmd_string(trans, cmd->id)); |
6dde8c48 | 1841 | ret = -ETIMEDOUT; |
42550a53 | 1842 | |
4c9706dc | 1843 | iwl_force_nmi(trans); |
2a988e98 | 1844 | iwl_trans_fw_error(trans); |
42550a53 | 1845 | |
6dde8c48 | 1846 | goto cancel; |
253a634c EG |
1847 | } |
1848 | ||
eb7ff77e | 1849 | if (test_bit(STATUS_FW_ERROR, &trans->status)) { |
d18aa87f | 1850 | IWL_ERR(trans, "FW error in SYNC CMD %s\n", |
39bdb17e | 1851 | iwl_get_cmd_string(trans, cmd->id)); |
b656fa33 | 1852 | dump_stack(); |
d18aa87f JB |
1853 | ret = -EIO; |
1854 | goto cancel; | |
1855 | } | |
1856 | ||
1094fa26 | 1857 | if (!(cmd->flags & CMD_SEND_IN_RFKILL) && |
eb7ff77e | 1858 | test_bit(STATUS_RFKILL, &trans->status)) { |
f946b529 EG |
1859 | IWL_DEBUG_RF_KILL(trans, "RFKILL in SYNC CMD... no rsp\n"); |
1860 | ret = -ERFKILL; | |
1861 | goto cancel; | |
1862 | } | |
1863 | ||
65b94a4a | 1864 | if ((cmd->flags & CMD_WANT_SKB) && !cmd->resp_pkt) { |
6d8f6eeb | 1865 | IWL_ERR(trans, "Error: Response NULL in '%s'\n", |
39bdb17e | 1866 | iwl_get_cmd_string(trans, cmd->id)); |
253a634c EG |
1867 | ret = -EIO; |
1868 | goto cancel; | |
1869 | } | |
1870 | ||
1871 | return 0; | |
1872 | ||
1873 | cancel: | |
1874 | if (cmd->flags & CMD_WANT_SKB) { | |
1875 | /* | |
1876 | * Cancel the CMD_WANT_SKB flag for the cmd in the | |
1877 | * TX cmd queue. Otherwise in case the cmd comes | |
1878 | * in later, it will possibly set an invalid | |
1879 | * address (cmd->meta.source). | |
1880 | */ | |
bf8440e6 JB |
1881 | trans_pcie->txq[trans_pcie->cmd_queue]. |
1882 | entries[cmd_idx].meta.flags &= ~CMD_WANT_SKB; | |
253a634c | 1883 | } |
9cac4943 | 1884 | |
65b94a4a JB |
1885 | if (cmd->resp_pkt) { |
1886 | iwl_free_resp(cmd); | |
1887 | cmd->resp_pkt = NULL; | |
253a634c EG |
1888 | } |
1889 | ||
1890 | return ret; | |
1891 | } | |
1892 | ||
f02831be | 1893 | int iwl_trans_pcie_send_hcmd(struct iwl_trans *trans, struct iwl_host_cmd *cmd) |
253a634c | 1894 | { |
4f59334b | 1895 | if (!(cmd->flags & CMD_SEND_IN_RFKILL) && |
eb7ff77e | 1896 | test_bit(STATUS_RFKILL, &trans->status)) { |
754d7d9e EG |
1897 | IWL_DEBUG_RF_KILL(trans, "Dropping CMD 0x%x: RF KILL\n", |
1898 | cmd->id); | |
f946b529 | 1899 | return -ERFKILL; |
754d7d9e | 1900 | } |
f946b529 | 1901 | |
253a634c | 1902 | if (cmd->flags & CMD_ASYNC) |
f02831be | 1903 | return iwl_pcie_send_hcmd_async(trans, cmd); |
253a634c | 1904 | |
f946b529 | 1905 | /* We still can fail on RFKILL that can be asserted while we wait */ |
f02831be | 1906 | return iwl_pcie_send_hcmd_sync(trans, cmd); |
253a634c EG |
1907 | } |
1908 | ||
3a0b2a42 EG |
1909 | static int iwl_fill_data_tbs(struct iwl_trans *trans, struct sk_buff *skb, |
1910 | struct iwl_txq *txq, u8 hdr_len, | |
1911 | struct iwl_cmd_meta *out_meta, | |
1912 | struct iwl_device_cmd *dev_cmd, u16 tb1_len) | |
1913 | { | |
1914 | struct iwl_queue *q = &txq->q; | |
1915 | u16 tb2_len; | |
1916 | int i; | |
1917 | ||
1918 | /* | |
1919 | * Set up TFD's third entry to point directly to remainder | |
1920 | * of skb's head, if any | |
1921 | */ | |
1922 | tb2_len = skb_headlen(skb) - hdr_len; | |
1923 | ||
1924 | if (tb2_len > 0) { | |
1925 | dma_addr_t tb2_phys = dma_map_single(trans->dev, | |
1926 | skb->data + hdr_len, | |
1927 | tb2_len, DMA_TO_DEVICE); | |
1928 | if (unlikely(dma_mapping_error(trans->dev, tb2_phys))) { | |
1929 | iwl_pcie_tfd_unmap(trans, out_meta, | |
1930 | &txq->tfds[q->write_ptr]); | |
1931 | return -EINVAL; | |
1932 | } | |
1933 | iwl_pcie_txq_build_tfd(trans, txq, tb2_phys, tb2_len, false); | |
1934 | } | |
1935 | ||
1936 | /* set up the remaining entries to point to the data */ | |
1937 | for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) { | |
1938 | const skb_frag_t *frag = &skb_shinfo(skb)->frags[i]; | |
1939 | dma_addr_t tb_phys; | |
1940 | int tb_idx; | |
1941 | ||
1942 | if (!skb_frag_size(frag)) | |
1943 | continue; | |
1944 | ||
1945 | tb_phys = skb_frag_dma_map(trans->dev, frag, 0, | |
1946 | skb_frag_size(frag), DMA_TO_DEVICE); | |
1947 | ||
1948 | if (unlikely(dma_mapping_error(trans->dev, tb_phys))) { | |
1949 | iwl_pcie_tfd_unmap(trans, out_meta, | |
1950 | &txq->tfds[q->write_ptr]); | |
1951 | return -EINVAL; | |
1952 | } | |
1953 | tb_idx = iwl_pcie_txq_build_tfd(trans, txq, tb_phys, | |
1954 | skb_frag_size(frag), false); | |
1955 | ||
1956 | out_meta->flags |= BIT(tb_idx + CMD_TB_BITMAP_POS); | |
1957 | } | |
1958 | ||
1959 | trace_iwlwifi_dev_tx(trans->dev, skb, | |
1960 | &txq->tfds[txq->q.write_ptr], | |
1961 | sizeof(struct iwl_tfd), | |
8de437c7 | 1962 | &dev_cmd->hdr, IWL_FIRST_TB_SIZE + tb1_len, |
3a0b2a42 EG |
1963 | skb->data + hdr_len, tb2_len); |
1964 | trace_iwlwifi_dev_tx_data(trans->dev, skb, | |
1965 | hdr_len, skb->len - hdr_len); | |
1966 | return 0; | |
1967 | } | |
1968 | ||
6eb5e529 EG |
1969 | #ifdef CONFIG_INET |
1970 | static struct iwl_tso_hdr_page * | |
1971 | get_page_hdr(struct iwl_trans *trans, size_t len) | |
1972 | { | |
1973 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); | |
1974 | struct iwl_tso_hdr_page *p = this_cpu_ptr(trans_pcie->tso_hdr_page); | |
1975 | ||
1976 | if (!p->page) | |
1977 | goto alloc; | |
1978 | ||
1979 | /* enough room on this page */ | |
1980 | if (p->pos + len < (u8 *)page_address(p->page) + PAGE_SIZE) | |
1981 | return p; | |
1982 | ||
1983 | /* We don't have enough room on this page, get a new one. */ | |
1984 | __free_page(p->page); | |
1985 | ||
1986 | alloc: | |
1987 | p->page = alloc_page(GFP_ATOMIC); | |
1988 | if (!p->page) | |
1989 | return NULL; | |
1990 | p->pos = page_address(p->page); | |
1991 | return p; | |
1992 | } | |
1993 | ||
1994 | static void iwl_compute_pseudo_hdr_csum(void *iph, struct tcphdr *tcph, | |
1995 | bool ipv6, unsigned int len) | |
1996 | { | |
1997 | if (ipv6) { | |
1998 | struct ipv6hdr *iphv6 = iph; | |
1999 | ||
2000 | tcph->check = ~csum_ipv6_magic(&iphv6->saddr, &iphv6->daddr, | |
2001 | len + tcph->doff * 4, | |
2002 | IPPROTO_TCP, 0); | |
2003 | } else { | |
2004 | struct iphdr *iphv4 = iph; | |
2005 | ||
2006 | ip_send_check(iphv4); | |
2007 | tcph->check = ~csum_tcpudp_magic(iphv4->saddr, iphv4->daddr, | |
2008 | len + tcph->doff * 4, | |
2009 | IPPROTO_TCP, 0); | |
2010 | } | |
2011 | } | |
2012 | ||
2013 | static int iwl_fill_data_tbs_amsdu(struct iwl_trans *trans, struct sk_buff *skb, | |
2014 | struct iwl_txq *txq, u8 hdr_len, | |
2015 | struct iwl_cmd_meta *out_meta, | |
2016 | struct iwl_device_cmd *dev_cmd, u16 tb1_len) | |
2017 | { | |
6eb5e529 EG |
2018 | struct iwl_trans_pcie *trans_pcie = txq->trans_pcie; |
2019 | struct ieee80211_hdr *hdr = (void *)skb->data; | |
2020 | unsigned int snap_ip_tcp_hdrlen, ip_hdrlen, total_len, hdr_room; | |
2021 | unsigned int mss = skb_shinfo(skb)->gso_size; | |
2022 | struct iwl_queue *q = &txq->q; | |
2023 | u16 length, iv_len, amsdu_pad; | |
2024 | u8 *start_hdr; | |
2025 | struct iwl_tso_hdr_page *hdr_page; | |
21cb3222 | 2026 | struct page **page_ptr; |
6eb5e529 EG |
2027 | int ret; |
2028 | struct tso_t tso; | |
2029 | ||
2030 | /* if the packet is protected, then it must be CCMP or GCMP */ | |
2031 | BUILD_BUG_ON(IEEE80211_CCMP_HDR_LEN != IEEE80211_GCMP_HDR_LEN); | |
2032 | iv_len = ieee80211_has_protected(hdr->frame_control) ? | |
2033 | IEEE80211_CCMP_HDR_LEN : 0; | |
2034 | ||
2035 | trace_iwlwifi_dev_tx(trans->dev, skb, | |
2036 | &txq->tfds[txq->q.write_ptr], | |
2037 | sizeof(struct iwl_tfd), | |
8de437c7 | 2038 | &dev_cmd->hdr, IWL_FIRST_TB_SIZE + tb1_len, |
6eb5e529 EG |
2039 | NULL, 0); |
2040 | ||
2041 | ip_hdrlen = skb_transport_header(skb) - skb_network_header(skb); | |
2042 | snap_ip_tcp_hdrlen = 8 + ip_hdrlen + tcp_hdrlen(skb); | |
2043 | total_len = skb->len - snap_ip_tcp_hdrlen - hdr_len - iv_len; | |
2044 | amsdu_pad = 0; | |
2045 | ||
2046 | /* total amount of header we may need for this A-MSDU */ | |
2047 | hdr_room = DIV_ROUND_UP(total_len, mss) * | |
2048 | (3 + snap_ip_tcp_hdrlen + sizeof(struct ethhdr)) + iv_len; | |
2049 | ||
2050 | /* Our device supports 9 segments at most, it will fit in 1 page */ | |
2051 | hdr_page = get_page_hdr(trans, hdr_room); | |
2052 | if (!hdr_page) | |
2053 | return -ENOMEM; | |
2054 | ||
2055 | get_page(hdr_page->page); | |
2056 | start_hdr = hdr_page->pos; | |
21cb3222 JB |
2057 | page_ptr = (void *)((u8 *)skb->cb + trans_pcie->page_offs); |
2058 | *page_ptr = hdr_page->page; | |
6eb5e529 EG |
2059 | memcpy(hdr_page->pos, skb->data + hdr_len, iv_len); |
2060 | hdr_page->pos += iv_len; | |
2061 | ||
2062 | /* | |
2063 | * Pull the ieee80211 header + IV to be able to use TSO core, | |
2064 | * we will restore it for the tx_status flow. | |
2065 | */ | |
2066 | skb_pull(skb, hdr_len + iv_len); | |
2067 | ||
2068 | tso_start(skb, &tso); | |
2069 | ||
2070 | while (total_len) { | |
2071 | /* this is the data left for this subframe */ | |
2072 | unsigned int data_left = | |
2073 | min_t(unsigned int, mss, total_len); | |
2074 | struct sk_buff *csum_skb = NULL; | |
2075 | unsigned int hdr_tb_len; | |
2076 | dma_addr_t hdr_tb_phys; | |
2077 | struct tcphdr *tcph; | |
2078 | u8 *iph; | |
2079 | ||
2080 | total_len -= data_left; | |
2081 | ||
2082 | memset(hdr_page->pos, 0, amsdu_pad); | |
2083 | hdr_page->pos += amsdu_pad; | |
2084 | amsdu_pad = (4 - (sizeof(struct ethhdr) + snap_ip_tcp_hdrlen + | |
2085 | data_left)) & 0x3; | |
2086 | ether_addr_copy(hdr_page->pos, ieee80211_get_DA(hdr)); | |
2087 | hdr_page->pos += ETH_ALEN; | |
2088 | ether_addr_copy(hdr_page->pos, ieee80211_get_SA(hdr)); | |
2089 | hdr_page->pos += ETH_ALEN; | |
2090 | ||
2091 | length = snap_ip_tcp_hdrlen + data_left; | |
2092 | *((__be16 *)hdr_page->pos) = cpu_to_be16(length); | |
2093 | hdr_page->pos += sizeof(length); | |
2094 | ||
2095 | /* | |
2096 | * This will copy the SNAP as well which will be considered | |
2097 | * as MAC header. | |
2098 | */ | |
2099 | tso_build_hdr(skb, hdr_page->pos, &tso, data_left, !total_len); | |
2100 | iph = hdr_page->pos + 8; | |
2101 | tcph = (void *)(iph + ip_hdrlen); | |
2102 | ||
2103 | /* For testing on current hardware only */ | |
2104 | if (trans_pcie->sw_csum_tx) { | |
2105 | csum_skb = alloc_skb(data_left + tcp_hdrlen(skb), | |
2106 | GFP_ATOMIC); | |
2107 | if (!csum_skb) { | |
2108 | ret = -ENOMEM; | |
2109 | goto out_unmap; | |
2110 | } | |
2111 | ||
2112 | iwl_compute_pseudo_hdr_csum(iph, tcph, | |
2113 | skb->protocol == | |
2114 | htons(ETH_P_IPV6), | |
2115 | data_left); | |
2116 | ||
2117 | memcpy(skb_put(csum_skb, tcp_hdrlen(skb)), | |
2118 | tcph, tcp_hdrlen(skb)); | |
2119 | skb_set_transport_header(csum_skb, 0); | |
2120 | csum_skb->csum_start = | |
2121 | (unsigned char *)tcp_hdr(csum_skb) - | |
2122 | csum_skb->head; | |
2123 | } | |
2124 | ||
2125 | hdr_page->pos += snap_ip_tcp_hdrlen; | |
2126 | ||
2127 | hdr_tb_len = hdr_page->pos - start_hdr; | |
2128 | hdr_tb_phys = dma_map_single(trans->dev, start_hdr, | |
2129 | hdr_tb_len, DMA_TO_DEVICE); | |
2130 | if (unlikely(dma_mapping_error(trans->dev, hdr_tb_phys))) { | |
2131 | dev_kfree_skb(csum_skb); | |
2132 | ret = -EINVAL; | |
2133 | goto out_unmap; | |
2134 | } | |
2135 | iwl_pcie_txq_build_tfd(trans, txq, hdr_tb_phys, | |
2136 | hdr_tb_len, false); | |
2137 | trace_iwlwifi_dev_tx_tso_chunk(trans->dev, start_hdr, | |
2138 | hdr_tb_len); | |
2139 | ||
2140 | /* prepare the start_hdr for the next subframe */ | |
2141 | start_hdr = hdr_page->pos; | |
2142 | ||
2143 | /* put the payload */ | |
2144 | while (data_left) { | |
2145 | unsigned int size = min_t(unsigned int, tso.size, | |
2146 | data_left); | |
2147 | dma_addr_t tb_phys; | |
2148 | ||
2149 | if (trans_pcie->sw_csum_tx) | |
2150 | memcpy(skb_put(csum_skb, size), tso.data, size); | |
2151 | ||
2152 | tb_phys = dma_map_single(trans->dev, tso.data, | |
2153 | size, DMA_TO_DEVICE); | |
2154 | if (unlikely(dma_mapping_error(trans->dev, tb_phys))) { | |
2155 | dev_kfree_skb(csum_skb); | |
2156 | ret = -EINVAL; | |
2157 | goto out_unmap; | |
2158 | } | |
2159 | ||
2160 | iwl_pcie_txq_build_tfd(trans, txq, tb_phys, | |
2161 | size, false); | |
2162 | trace_iwlwifi_dev_tx_tso_chunk(trans->dev, tso.data, | |
2163 | size); | |
2164 | ||
2165 | data_left -= size; | |
2166 | tso_build_data(skb, &tso, size); | |
2167 | } | |
2168 | ||
2169 | /* For testing on early hardware only */ | |
2170 | if (trans_pcie->sw_csum_tx) { | |
2171 | __wsum csum; | |
2172 | ||
2173 | csum = skb_checksum(csum_skb, | |
2174 | skb_checksum_start_offset(csum_skb), | |
2175 | csum_skb->len - | |
2176 | skb_checksum_start_offset(csum_skb), | |
2177 | 0); | |
2178 | dev_kfree_skb(csum_skb); | |
2179 | dma_sync_single_for_cpu(trans->dev, hdr_tb_phys, | |
2180 | hdr_tb_len, DMA_TO_DEVICE); | |
2181 | tcph->check = csum_fold(csum); | |
2182 | dma_sync_single_for_device(trans->dev, hdr_tb_phys, | |
2183 | hdr_tb_len, DMA_TO_DEVICE); | |
2184 | } | |
2185 | } | |
2186 | ||
2187 | /* re -add the WiFi header and IV */ | |
2188 | skb_push(skb, hdr_len + iv_len); | |
2189 | ||
2190 | return 0; | |
2191 | ||
2192 | out_unmap: | |
2193 | iwl_pcie_tfd_unmap(trans, out_meta, &txq->tfds[q->write_ptr]); | |
2194 | return ret; | |
2195 | } | |
2196 | #else /* CONFIG_INET */ | |
2197 | static int iwl_fill_data_tbs_amsdu(struct iwl_trans *trans, struct sk_buff *skb, | |
2198 | struct iwl_txq *txq, u8 hdr_len, | |
2199 | struct iwl_cmd_meta *out_meta, | |
2200 | struct iwl_device_cmd *dev_cmd, u16 tb1_len) | |
2201 | { | |
2202 | /* No A-MSDU without CONFIG_INET */ | |
2203 | WARN_ON(1); | |
2204 | ||
2205 | return -1; | |
2206 | } | |
2207 | #endif /* CONFIG_INET */ | |
2208 | ||
f02831be EG |
2209 | int iwl_trans_pcie_tx(struct iwl_trans *trans, struct sk_buff *skb, |
2210 | struct iwl_device_cmd *dev_cmd, int txq_id) | |
a0eaad71 | 2211 | { |
8ad71bef | 2212 | struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans); |
206eea78 | 2213 | struct ieee80211_hdr *hdr; |
f02831be EG |
2214 | struct iwl_tx_cmd *tx_cmd = (struct iwl_tx_cmd *)dev_cmd->payload; |
2215 | struct iwl_cmd_meta *out_meta; | |
2216 | struct iwl_txq *txq; | |
2217 | struct iwl_queue *q; | |
38c0f334 JB |
2218 | dma_addr_t tb0_phys, tb1_phys, scratch_phys; |
2219 | void *tb1_addr; | |
3a0b2a42 | 2220 | u16 len, tb1_len; |
ea68f460 | 2221 | bool wait_write_ptr; |
206eea78 JB |
2222 | __le16 fc; |
2223 | u8 hdr_len; | |
68972c46 | 2224 | u16 wifi_seq; |
c772a3d3 | 2225 | bool amsdu; |
f02831be EG |
2226 | |
2227 | txq = &trans_pcie->txq[txq_id]; | |
2228 | q = &txq->q; | |
a0eaad71 | 2229 | |
961de6a5 JB |
2230 | if (WARN_ONCE(!test_bit(txq_id, trans_pcie->queue_used), |
2231 | "TX on unused queue %d\n", txq_id)) | |
f02831be | 2232 | return -EINVAL; |
39644e9a | 2233 | |
41837ca9 EG |
2234 | if (unlikely(trans_pcie->sw_csum_tx && |
2235 | skb->ip_summed == CHECKSUM_PARTIAL)) { | |
2236 | int offs = skb_checksum_start_offset(skb); | |
2237 | int csum_offs = offs + skb->csum_offset; | |
2238 | __wsum csum; | |
2239 | ||
2240 | if (skb_ensure_writable(skb, csum_offs + sizeof(__sum16))) | |
2241 | return -1; | |
2242 | ||
2243 | csum = skb_checksum(skb, offs, skb->len - offs, 0); | |
2244 | *(__sum16 *)(skb->data + csum_offs) = csum_fold(csum); | |
3955525d EG |
2245 | |
2246 | skb->ip_summed = CHECKSUM_UNNECESSARY; | |
41837ca9 EG |
2247 | } |
2248 | ||
206eea78 JB |
2249 | if (skb_is_nonlinear(skb) && |
2250 | skb_shinfo(skb)->nr_frags > IWL_PCIE_MAX_FRAGS && | |
2251 | __skb_linearize(skb)) | |
2252 | return -ENOMEM; | |
2253 | ||
2254 | /* mac80211 always puts the full header into the SKB's head, | |
2255 | * so there's no need to check if it's readable there | |
2256 | */ | |
2257 | hdr = (struct ieee80211_hdr *)skb->data; | |
2258 | fc = hdr->frame_control; | |
2259 | hdr_len = ieee80211_hdrlen(fc); | |
2260 | ||
f02831be | 2261 | spin_lock(&txq->lock); |
015c15e1 | 2262 | |
3955525d EG |
2263 | if (iwl_queue_space(q) < q->high_mark) { |
2264 | iwl_stop_queue(trans, txq); | |
2265 | ||
2266 | /* don't put the packet on the ring, if there is no room */ | |
2267 | if (unlikely(iwl_queue_space(q) < 3)) { | |
21cb3222 JB |
2268 | struct iwl_device_cmd **dev_cmd_ptr; |
2269 | ||
2270 | dev_cmd_ptr = (void *)((u8 *)skb->cb + | |
2271 | trans_pcie->dev_cmd_offs); | |
3955525d | 2272 | |
21cb3222 | 2273 | *dev_cmd_ptr = dev_cmd; |
3955525d EG |
2274 | __skb_queue_tail(&txq->overflow_q, skb); |
2275 | ||
2276 | spin_unlock(&txq->lock); | |
2277 | return 0; | |
2278 | } | |
2279 | } | |
2280 | ||
f02831be EG |
2281 | /* In AGG mode, the index in the ring must correspond to the WiFi |
2282 | * sequence number. This is a HW requirements to help the SCD to parse | |
2283 | * the BA. | |
2284 | * Check here that the packets are in the right place on the ring. | |
2285 | */ | |
9a886586 | 2286 | wifi_seq = IEEE80211_SEQ_TO_SN(le16_to_cpu(hdr->seq_ctrl)); |
1092b9bc | 2287 | WARN_ONCE(txq->ampdu && |
68972c46 | 2288 | (wifi_seq & 0xff) != q->write_ptr, |
f02831be EG |
2289 | "Q: %d WiFi Seq %d tfdNum %d", |
2290 | txq_id, wifi_seq, q->write_ptr); | |
f02831be EG |
2291 | |
2292 | /* Set up driver data for this TFD */ | |
2293 | txq->entries[q->write_ptr].skb = skb; | |
2294 | txq->entries[q->write_ptr].cmd = dev_cmd; | |
2295 | ||
f02831be EG |
2296 | dev_cmd->hdr.sequence = |
2297 | cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) | | |
2298 | INDEX_TO_SEQ(q->write_ptr))); | |
2299 | ||
8de437c7 | 2300 | tb0_phys = iwl_pcie_get_first_tb_dma(txq, q->write_ptr); |
38c0f334 JB |
2301 | scratch_phys = tb0_phys + sizeof(struct iwl_cmd_header) + |
2302 | offsetof(struct iwl_tx_cmd, scratch); | |
2303 | ||
2304 | tx_cmd->dram_lsb_ptr = cpu_to_le32(scratch_phys); | |
2305 | tx_cmd->dram_msb_ptr = iwl_get_dma_hi_addr(scratch_phys); | |
2306 | ||
f02831be EG |
2307 | /* Set up first empty entry in queue's array of Tx/cmd buffers */ |
2308 | out_meta = &txq->entries[q->write_ptr].meta; | |
206eea78 | 2309 | out_meta->flags = 0; |
a0eaad71 | 2310 | |
f02831be | 2311 | /* |
38c0f334 JB |
2312 | * The second TB (tb1) points to the remainder of the TX command |
2313 | * and the 802.11 header - dword aligned size | |
2314 | * (This calculation modifies the TX command, so do it before the | |
2315 | * setup of the first TB) | |
f02831be | 2316 | */ |
38c0f334 | 2317 | len = sizeof(struct iwl_tx_cmd) + sizeof(struct iwl_cmd_header) + |
8de437c7 | 2318 | hdr_len - IWL_FIRST_TB_SIZE; |
c772a3d3 SS |
2319 | /* do not align A-MSDU to dword as the subframe header aligns it */ |
2320 | amsdu = ieee80211_is_data_qos(fc) && | |
2321 | (*ieee80211_get_qos_ctl(hdr) & | |
2322 | IEEE80211_QOS_CTL_A_MSDU_PRESENT); | |
2323 | if (trans_pcie->sw_csum_tx || !amsdu) { | |
2324 | tb1_len = ALIGN(len, 4); | |
2325 | /* Tell NIC about any 2-byte padding after MAC header */ | |
2326 | if (tb1_len != len) | |
2327 | tx_cmd->tx_flags |= TX_CMD_FLG_MH_PAD_MSK; | |
2328 | } else { | |
2329 | tb1_len = len; | |
2330 | } | |
f02831be | 2331 | |
8de437c7 SS |
2332 | /* The first TB points to bi-directional DMA data */ |
2333 | memcpy(&txq->first_tb_bufs[q->write_ptr], &dev_cmd->hdr, | |
2334 | IWL_FIRST_TB_SIZE); | |
38c0f334 | 2335 | iwl_pcie_txq_build_tfd(trans, txq, tb0_phys, |
8de437c7 | 2336 | IWL_FIRST_TB_SIZE, true); |
f02831be | 2337 | |
38c0f334 | 2338 | /* there must be data left over for TB1 or this code must be changed */ |
8de437c7 | 2339 | BUILD_BUG_ON(sizeof(struct iwl_tx_cmd) < IWL_FIRST_TB_SIZE); |
38c0f334 JB |
2340 | |
2341 | /* map the data for TB1 */ | |
8de437c7 | 2342 | tb1_addr = ((u8 *)&dev_cmd->hdr) + IWL_FIRST_TB_SIZE; |
38c0f334 JB |
2343 | tb1_phys = dma_map_single(trans->dev, tb1_addr, tb1_len, DMA_TO_DEVICE); |
2344 | if (unlikely(dma_mapping_error(trans->dev, tb1_phys))) | |
2345 | goto out_err; | |
6d6e68f8 | 2346 | iwl_pcie_txq_build_tfd(trans, txq, tb1_phys, tb1_len, false); |
a0eaad71 | 2347 | |
c772a3d3 | 2348 | if (amsdu) { |
6eb5e529 EG |
2349 | if (unlikely(iwl_fill_data_tbs_amsdu(trans, skb, txq, hdr_len, |
2350 | out_meta, dev_cmd, | |
2351 | tb1_len))) | |
2352 | goto out_err; | |
2353 | } else if (unlikely(iwl_fill_data_tbs(trans, skb, txq, hdr_len, | |
2354 | out_meta, dev_cmd, tb1_len))) { | |
3a0b2a42 | 2355 | goto out_err; |
6eb5e529 | 2356 | } |
206eea78 | 2357 | |
f02831be EG |
2358 | /* Set up entry for this TFD in Tx byte-count array */ |
2359 | iwl_pcie_txq_update_byte_cnt_tbl(trans, txq, le16_to_cpu(tx_cmd->len)); | |
a0eaad71 | 2360 | |
ea68f460 | 2361 | wait_write_ptr = ieee80211_has_morefrags(fc); |
7c5ba4a8 | 2362 | |
f02831be | 2363 | /* start timer if queue currently empty */ |
7616f334 | 2364 | if (q->read_ptr == q->write_ptr) { |
aecdc63d EG |
2365 | if (txq->wd_timeout) { |
2366 | /* | |
2367 | * If the TXQ is active, then set the timer, if not, | |
2368 | * set the timer in remainder so that the timer will | |
2369 | * be armed with the right value when the station will | |
2370 | * wake up. | |
2371 | */ | |
2372 | if (!txq->frozen) | |
2373 | mod_timer(&txq->stuck_timer, | |
2374 | jiffies + txq->wd_timeout); | |
2375 | else | |
2376 | txq->frozen_expiry_remainder = txq->wd_timeout; | |
2377 | } | |
7616f334 | 2378 | IWL_DEBUG_RPM(trans, "Q: %d first tx - take ref\n", q->id); |
c24c7f58 | 2379 | iwl_trans_ref(trans); |
7616f334 | 2380 | } |
f02831be EG |
2381 | |
2382 | /* Tell device the write index *just past* this latest filled TFD */ | |
83f32a4b | 2383 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr); |
ea68f460 JB |
2384 | if (!wait_write_ptr) |
2385 | iwl_pcie_txq_inc_wr_ptr(trans, txq); | |
f02831be EG |
2386 | |
2387 | /* | |
2388 | * At this point the frame is "transmitted" successfully | |
43aa616f | 2389 | * and we will get a TX status notification eventually. |
f02831be | 2390 | */ |
f02831be EG |
2391 | spin_unlock(&txq->lock); |
2392 | return 0; | |
2393 | out_err: | |
2394 | spin_unlock(&txq->lock); | |
2395 | return -1; | |
a0eaad71 | 2396 | } |