gas: PR 25863: Fix scalar vmul inside it block when assembling for MVE
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
fe05f369
ASDV
12020-05-04 Andre Vieira <andre.simoesdiasvieira@arm.com>
2
3 PR gas/25863
4 * config/tc-arm.c (do_mve_vmull): Fix scalar and NEON parsing of vmul.
5 * testsuite/gas/arm/mve-scalar-vmult-it.d: New test.
6 * testsuite/gas/arm/mve-scalar-vmult-it.s: New test.
7
4706679d
NC
82020-05-04 Nick Clifton <nickc@redhat.com>
9
10 PR 25917
11 * dwarf2dbg.c (out_dir_and_file_list): Check for the directory
12 table's existence before looking at its entries.
13 * testsuite/gas/elf/pr25917.s: New test source file.
14 * testsuite/gas/elf/pr25917.d: New test driver.
15 * testsuite/gas/elf/elf.exp (run_elf_list_test): Run the new test.
16
09c1e68a
AC
172020-04-30 Alex Coplan <alex.coplan@arm.com>
18
19 * config/tc-aarch64.c (fix_insn): Implement for
20 AARCH64_OPND_UNDEFINED.
21 (parse_operands): Implement for AARCH64_OPND_UNDEFINED.
22 * testsuite/gas/aarch64/udf.s: New.
23 * testsuite/gas/aarch64/udf.d: New.
24 * testsuite/gas/aarch64/udf-invalid.s: New.
25 * testsuite/gas/aarch64/udf-invalid.l: New.
26 * testsuite/gas/aarch64/udf-invalid.d: New.
27
c578f16e
YS
282020-04-30 Yoshinori Sato <ysato@users.sourceforge.jp>
29
30 * config/tc-rx.c (elf_flags): Reset default value.
31 (md_parse_option): For rx-elf Initialize elf_flags with RX_ABI.
32
935f1f4b
MF
332020-04-29 Max Filippov <jcmvbkbc@gmail.com>
34
35 * config/tc-xtensa.c (XTENSA_MARCH_EARLIEST): Define macro as 0
36 if it's not defined.
37 (microarch_earliest): New static variable.
38 (xg_translate_idioms): Translate "simcall" to "simcall 0" when
39 simcall opcode has mandatory parameter.
40 (xg_init_global_config): Initialize microarch_earliest.
41
5c936ef5
NC
422020-04-29 Nick Clifton <nickc@redhat.com>
43
44 PR 22699
45 * config/tc-sh.c (build_Mytes): Change operand type IMM0_8 to
46 IMM0_8S and add support for IMM0_8U.
47 * testsuite/gas/sh/sh4a.s: Add test of a logical insn using an
48 unsigned 8-bit immediate.
49 * testsuite/gas/sh/sh4a.d: Extended expected disassembly.
241e541d 50 * testsuite/gas/sh/sh4al-dsp.d: Update expected disassembly.
5c936ef5 51
251dae91
TC
522020-04-27 Tamar Christina <tamar.christina@arm.com>
53
54 * NEWS: Add news entry for big-obj.
55 * config/tc-i386.c (i386_target_format): Support new format.
56 * doc/c-i386.texi: Add i386 support.
57 * testsuite/gas/pe/big-obj.d: Rename test to not be x64 specific.
58 * testsuite/gas/pe/pe.exp (big-obj): Make test run on i386 as well.
59
714e6c96
NC
602020-04-27 Nick Clifton <nickc@redhat.com>
61
62 PR 25878
63 * dwarf2dbg.c (struct file_entry): Add auto_assigned field.
64 (assign_file_to_slot): New function. Fills in an entry in the
65 files table.
66 (allocate_filenum): Use new function.
67 (allocate_filename_to_slot): Use new function. If the specified
68 slot entry is already in use, but was chosen automatically then
69 reassign the automatic entry.
70
a09f656b 712020-04-26 Hongtao Liu <hongtao.liu@intel.com
72
73 * config/tc-i386.c (lfence_before_ret_shl): New member.
74 (load_insn_p): implict load for POP/POPA/POPF/XLATB, no load
75 for Anysize insns.
76 (insert_after_load): Issue warning for REP CMPS/SCAS.
77 (insert_before_before): Handle iret, Handle
78 -mlfence-before-ret=shl, Adjust operand size of or/not/shl to ret's,
79 (md_parse_option): Change -mlfence-before-ret=[none|not|or] to
80 -mlfence-before-ret=[none/not/or/shl/yes].
81 Enable -mlfence-before-ret=shl when
82 -mlfence-beofre-indirect-branch=all and no explict -mlfence-before-ret option.
83 (md_show_usage): Ditto.
84 * doc/c-i386.texi: Ditto.
85 * testsuite/gas/i386/i386.exp: Add new testcases.
86 * testsuite/gas/i386/lfence-load-b.d: New.
87 * testsuite/gas/i386/lfence-load-b.e: New.
88 * testsuite/gas/i386/lfence-load.d: Modified.
89 * testsuite/gas/i386/lfence-load.e: New.
90 * testsuite/gas/i386/lfence-load.s: Modified.
91 * testsuite/gas/i386/lfence-ret-a.d: Modified.
92 * testsuite/gas/i386/lfence-ret-b.d: Modified.
93 * testsuite/gas/i386/lfence-ret-c.d: New.
94 * testsuite/gas/i386/lfence-ret-d.d: New.
95 * testsuite/gas/i386/lfence-ret.s: Modified.
96 * testsuite/gas/i386/x86-64-lfence-load-b.d: New.
97 * testsuite/gas/i386/x86-64-lfence-load.d: Modified.
98 * testsuite/gas/i386/x86-64-lfence-load.s: Modified.
99 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Modified.
100 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Modified.
101 * testsuite/gas/i386/x86-64-lfence-ret-c.d: New.
102 * testsuite/gas/i386/x86-64-lfence-ret-d.d: New
103 * testsuite/gas/i386/x86-64-lfence-ret-e.d: New.
104 * testsuite/gas/i386/x86-64-lfence-ret.e: New.
105 * testsuite/gas/i386/x86-64-lfence-ret.s: New.
106
30ce8e47
MF
1072020-04-22 Max Filippov <jcmvbkbc@gmail.com>
108
109 PR ld/25861
110 * config/tc-xtensa.c (md_apply_fix): Replace
111 BFD_RELOC_XTENSA_DIFF{8,16,32} generation with
112 BFD_RELOC_XTENSA_PDIFF{8,16,32} and
113 BFD_RELOC_XTENSA_NDIFF{8,16,32} generation.
114 * testsuite/gas/xtensa/loc.d: Replace BFD_RELOC_XTENSA_DIFF16
115 with BFD_RELOC_XTENSA_PDIFF16 in the expected output.
116
31c89d60
AM
1172020-04-22 Alan Modra <amodra@gmail.com>
118
119 * config/obj-elf.c (elf_frob_symbol): Unconditionally remove
120 symbol for ".symver .. remove".
121 * doc/as.texi (.symver): Update.
122 * testsuite/gas/symver/symver11.s: Make foo weak.
123 * testsuite/gas/symver/symver11.d: Expect an error.
124 * testsuite/gas/symver/symver7.d: Allow other random symbols.
125
1d3eb556
L
1262020-04-21 H.J. Lu <hongjiu.lu@intel.com>
127
128 * testsuite/gas/symver/symver11.s: Add ".balign 8".
129
bb2a1453
AS
1302020-04-21 Andreas Schwab <schwab@linux-m68k.org>
131
132 PR 25848
133 * testsuite/gas/m68k/operands.s: Add tests for cmpi.
134 * testsuite/gas/m68k/operands.d: Update.
135 * testsuite/gas/m68k/op68000.d: Update for new error messages.
136
c36876fe
TC
1372020-04-21 Tamar Christina <tamar.christina@arm.com>
138
139 PR binutils/24753
140 * testsuite/gas/arm/pr24753.d: New test.
141 * testsuite/gas/arm/pr24753.s: New test.
142
6914be53
L
1432020-04-21 H.J. Lu <hongjiu.lu@intel.com>
144
145 PR gas/23840
146 PR gas/25295
147 * NEWS: Mention .symver extension.
148 * config/obj-elf.c (obj_elf_find_and_add_versioned_name): New
149 function.
150 (obj_elf_symver): Call obj_elf_find_and_add_versioned_name to
151 add a version name. Add local, hidden and remove visibility
152 support.
153 (elf_frob_symbol): Handle the list of version names. Update the
154 original symbol to local, hidden or remove it from the symbol
155 table.
156 (elf_frob_file_before_adjust): Handle the list of version names.
157 * config/obj-elf.h (elf_visibility): New.
158 (elf_versioned_name_list): Likewise.
159 (elf_obj_sy): Change local to bitfield. Add rename, bad_version
160 and visibility. Change versioned_name pointer to struct
161 elf_versioned_name_list.
162 * doc/as.texi: Update .symver directive.
163 * testsuite/gas/symver/symver.exp: Run all *.d tests. Add more
164 error checking tests.
165 * testsuite/gas/symver/symver6.d: New file.
166 * testsuite/gas/symver/symver7.d: Likewise.
167 * testsuite/gas/symver/symver7.s: Likewise.
168 * testsuite/gas/symver/symver8.d: Likewise.
169 * testsuite/gas/symver/symver8.s: Likewise.
170 * testsuite/gas/symver/symver9.s: Likewise.
171 * testsuite/gas/symver/symver9a.d: Likewise.
172 * testsuite/gas/symver/symver9b.d: Likewise.
173 * testsuite/gas/symver/symver10.s: Likewise.
174 * testsuite/gas/symver/symver10a.d: Likewise.
175 * testsuite/gas/symver/symver10b.d: Likewise.
176 * testsuite/gas/symver/symver11.d: Likewise.
177 * testsuite/gas/symver/symver11.s: Likewise.
178 * testsuite/gas/symver/symver12.d: Likewise.
179 * testsuite/gas/symver/symver12.s: Likewise.
180 * testsuite/gas/symver/symver13.d: Likewise.
181 * testsuite/gas/symver/symver13.s: Likewise.
182 * testsuite/gas/symver/symver14.d: Likewise.
183 * testsuite/gas/symver/symver14.l: Likewise.
184 * testsuite/gas/symver/symver15.d: Likewise.
185 * testsuite/gas/symver/symver15.l: Likewise.
186 * testsuite/gas/symver/symver6.l: Removed.
187 * testsuite/gas/symver/symver6.s: Updated.
188
c2e5c986
SD
1892020-04-20 Sudakshina Das <sudi.das@arm.com>
190
191 * config/tc-aarch64.c (parse_barrier_psb): Update error messages
192 to include TSB.
193 * testsuite/gas/aarch64/system-2.d: Update -march and new tsb tests.
194 * testsuite/gas/aarch64/system-2.s: Add new tsb tests.
195 * testsuite/gas/aarch64/system.d: Update.
196
8a6e1d1d
SD
1972020-04-20 Sudakshina Das <sudi.das@arm.com>
198
199 * testsuite/gas/aarch64/bti.d: Update -march option.
200 * testsuite/gas/aarch64/illegal-bti.d: Remove.
201 * testsuite/gas/aarch64/illegal-bti.l: Remove.
202 * testsuite/gas/aarch64/illegal-ras-1.l: Remove esb.
203 * testsuite/gas/aarch64/illegal-ras-1.s: Remove esb.
204
49af2f5c
AM
2052020-04-17 Alan Modra <amodra@gmail.com>
206
207 * config/tc-bfin.h (TC_EQUAL_IN_INSN): Allow assignment to dot.
208
8e4979ac
NC
2092020-04-16 Gagan Singh Sidhu <broly@mac.com>
210 Nick Clifton <nickc@redhat.com>
211
212 PR 25803
213 * config/obj-elf.c (obj_elf_type): Reject ifunc symbols on MIPS
214 targets.
215 * testsuite/gas/elf/elf.exp: Add MIPS targets to the list to skip
216 for the type-2 test.
217 * testsuite/gas/elf/type-noifunc.e: Update to allow for MIPS
218 targets running this test.
219
c54a9b56
DF
2202020-02-16 David Faust <david.faust@oracle.com>
221
222 * testsuite/gas/bpf/bpf.exp: Run jump32 tests.
223 * testsuite/gas/bpf/jump32.s: New file.
224 * testsuite/gas/bpf/jump32.d: Likewise.
225
3071b197
L
2262020-04-08 H.J. Lu <hongjiu.lu@intel.com>
227
228 * doc/c-i386.texi: Correct -mlfence-before-indirect-branch=
229 documentation.
230
6a3ab923
GN
2312020-04-08 Gunther Nikl <gnikl@justmail.de>
232
233 * config/tc-moxie.h (MD_PCREL_FROM_SECTION): Delete define.
234 (md_pcrel_from): Remove prototytpe.
d9f19885
GN
235 * config/tc-m32c.h (MD_PCREL_FROM_SECTION): Delete duplicate
236 define.
237 (md_pcrel_from_section): Remove duplicate prototype.
9ad4cfa8
GN
238 * tc.h (md_pcrel_from_section): Add prototype.
239 * config/tc-aarch64.h (md_pcrel_from_section): Remove prototype.
240 * config/tc-arc.h (md_pcrel_from_section): Likewise.
241 * config/tc-arm.h (md_pcrel_from_section): Likewise.
242 * config/tc-avr.h (md_pcrel_from_section): Likewise.
243 * config/tc-bfin.h (md_pcrel_from_section): Likewise.
244 * config/tc-bpf.h (md_pcrel_from_section): Likewise.
245 * config/tc-csky.h (md_pcrel_from_section): Likewise.
246 * config/tc-d10v.h (md_pcrel_from_section): Likewise.
247 * config/tc-d30v.h (md_pcrel_from_section): Likewise.
248 * config/tc-epiphany.h (md_pcrel_from_section): Likewise.
249 * config/tc-fr30.h (md_pcrel_from_section): Likewise.
250 * config/tc-frv.h (md_pcrel_from_section): Likewise.
251 * config/tc-iq2000.h (md_pcrel_from_section): Likewise.
252 * config/tc-lm32.h (md_pcrel_from_section): Likewise.
253 * config/tc-m32c.h (md_pcrel_from_section): Likewise.
254 * config/tc-m32r.h (md_pcrel_from_section): Likewise.
255 * config/tc-mcore.h (md_pcrel_from_section): Likewise.
256 * config/tc-mep.h (md_pcrel_from_section): Likewise.
257 * config/tc-metag.h (md_pcrel_from_section): Likewise.
258 * config/tc-microblaze.h (md_pcrel_from_section): Likewise.
259 * config/tc-mmix.h (md_pcrel_from_section): Likewise.
260 * config/tc-moxie.h (md_pcrel_from_section): Likewise.
261 * config/tc-msp430.h (md_pcrel_from_section): Likewise.
262 * config/tc-mt.h (md_pcrel_from_section): Likewise.
263 * config/tc-or1k.h (md_pcrel_from_section): Likewise.
264 * config/tc-ppc.h (md_pcrel_from_section): Likewise.
265 * config/tc-rl78.h (md_pcrel_from_section): Likewise.
266 * config/tc-rx.h (md_pcrel_from_section): Likewise.
267 * config/tc-s390.h (md_pcrel_from_section): Likewise.
268 * config/tc-sh.h (md_pcrel_from_section): Likewise.
269 * config/tc-xc16x.h (md_pcrel_from_section): Likewise.
270 * config/tc-xstormy16.h (md_pcrel_from_section): Likewise.
4c09b8c4
GN
271 * config/tc-microblaze.h (md_begin, md_assemble, md_undefined_symbol,
272 md_show_usage, md_convert_frag, md_operand, md_number_to_chars,
273 md_estimate_size_before_relax, md_section_align, tc_gen_reloc,
274 md_apply_fix3): Delete prototypes.
6a3ab923 275
6e0e8b45
L
2762020-04-07 H.J. Lu <hongjiu.lu@intel.com>
277
278 * NEWS: Mention support for Intel SERIALIZE and TSXLDTRK
279 instructions.
280
266803a2
L
2812020-04-07 H.J. Lu <hongjiu.lu@intel.com>
282
283 * doc/c-z80.texi: Fix @xref warnings.
284
bb651e8b
CL
2852020-04-07 Lili Cui <lili.cui@intel.com>
286
287 * config/tc-i386.c (cpu_arch): Add .TSXLDTRK.
288 (cpu_noarch): Likewise.
289 * doc/c-i386.texi: Document TSXLDTRK.
290 * testsuite/gas/i386/i386.exp: Run TSXLDTRK tests.
291 * testsuite/gas/i386/tsxldtrk.d: Likewise.
292 * testsuite/gas/i386/tsxldtrk.s: Likewise.
293 * testsuite/gas/i386/x86-64-tsxldtrk.d: Likewise.
294
4b27d27c
L
2952020-04-02 Lili Cui <lili.cui@intel.com>
296
297 * config/tc-i386.c (cpu_arch): Add .serialize.
298 (cpu_noarch): Likewise.
299 * doc/c-i386.texi: Document serialize.
300 * testsuite/gas/i386/i386.exp: Run serialize tests
301 * testsuite/gas/i386/serialize.d: Likewise.
302 * testsuite/gas/i386/x86-64-serialize.d: Likewise.
303 * testsuite/gas/i386/serialize.s: Likewise.
304
bb897477
RO
3052020-04-02 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
306
307 * testsuite/gas/elf/section12a.d: Use notarget instead of xfail.
308 * testsuite/gas/elf/section12b.d: Likewise.
309 * testsuite/gas/elf/section16a.d: Likewise.
310 * testsuite/gas/elf/section16b.d: Likewise.
311
59e28a97
GN
3122020-04-02 Gunther Nikl <gnikl@justmail.de>
313
314 * config/tc-m68k.c (m68k_ip): Fix range check for index register
315 with a suppressed address register.
316
efc3a950
L
3172020-04-01 H.J. Lu <hongjiu.lu@intel.com>
318
319 PR gas/25756
320 * config/tc-i386.h (TC_FORCE_RELOCATION_ABS): New.
321 * testsuite/gas/i386/localpic.s: Add a test for relocation
322 against local absolute symbol.
323 * testsuite/gas/i386/x86-64-localpic.s: Likewise.
324 * testsuite/gas/i386/localpic.d: Updated.
325 * testsuite/gas/i386/x86-64-localpic.d: Likewise.
326 * testsuite/gas/i386/ilp32/x86-64-localpic.d: Likewise.
327
15d47c3a
RO
3282020-04-01 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
329
330 PR gas/25732
331 * testsuite/gas/i386/solaris/x86-64-branch-2.d: New file.
332 * testsuite/gas/i386/solaris/x86-64-branch-3.d: New file.
333 * testsuite/gas/i386/solaris/x86-64-jump.d: Incorporate changes to
334 testsuite/gas/i386/x86-64-jump.d.
335 * gas/testsuite/gas/i386/solaris/x86-64-mpx-branch-1.d:
336 Incorporate changes to
337 gas/testsuite/gas/i386/x86-64-mpx-branch-1.d.
338 * testsuite/gas/i386/solaris/x86-64-mpx-branch-2.d : Incorporate
339 changes to testsuite/gas/i386/x86-64-mpx-branch-2.d.
340 * testsuite/gas/i386/x86-64-branch-2.d: Skip on *-*-solaris*.
341 * testsuite/gas/i386/x86-64-branch-3.d: Likewise.
342
876678f0
MR
3432020-03-31 Maciej W. Rozycki <macro@linux-mips.org>
344
345 PR 25611
346 PR 25614
347 * dwarf2dbg.c: Do not include "bignum.h".
348
d1a89da5
NC
3492020-03-30 Nelson Chu <nelson.chu@sifive.com>
350
351 * testsuite/gas/riscv/alias-csr.d: Move this to priv-reg-pseudo.
352 * testsuite/gas/riscv/alias-csr.s: Likewise.
353 * testsuite/gas/riscv/no-aliases-csr.d: Move this
354 to priv-reg-pseudo-noalias.
355 * testsuite/gas/riscv/bad-csr.d: Rename to priv-reg-fail-nonexistent.
356 * testsuite/gas/riscv/bad-csr.l: Likewise.
357 * testsuite/gas/riscv/bad-csr.s: Likewise.
358 * testsuite/gas/riscv/satp.d: Removed. Already included in priv-reg.
359 * testsuite/gas/riscv/satp.s: Likewise.
360 * testsuite/gas/riscv/priv-reg-pseudo.d: New testcase for all pseudo
361 csr instruction, including alias-csr testcase.
362 * testsuite/gas/riscv/priv-reg-pseudo.s: Likewise.
363 * testsuite/gas/riscv/priv-reg-pseudo-noalias.d: New testcase for all
364 pseudo instruction with objdump -Mno-aliases.
365 * testsuite/gas/riscv/priv-reg-fail-nonexistent.d: New testcase.
366 * testsuite/gas/riscv/priv-reg-fail-nonexistent.l: Likewise.
367 * testsuite/gas/riscv/priv-reg-fail-nonexistent.s: Likewise.
368 * testsuite/gas/riscv/priv-reg.d: Update CSR to 1.11.
369 * testsuite/gas/riscv/priv-reg.s: Likewise.
370 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
371 * testsuite/gas/riscv/csr-dw-regnums.d: Likewise.
372 * testsuite/gas/riscv/csr-dw-regnums.s: Likewise.
373
b7780957
J
3742020-03-25 J.W. Jagersma <jwjagersma@gmail.com>
375
376 * config/obj-coff.c (obj_coff_section): Set the bss flag on
377 sections with the "b" attribute.
378
d1023b5d
AM
3792020-03-22 Alan Modra <amodra@gmail.com>
380
381 * testsuite/gas/s12z/truncated.d: Update expected output.
382
0d832e7f
SB
3832020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
384
385 PR 25690
386 * config/tc-z80.c (md_pseudo_table): Add xdef anf xref pseudo ops.
387 * doc/c-z80.texi: Update documentation.
388
327ef784
NC
3892020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
390
391 PR 25641
392 PR 25668
393 PR 25633
394 Fix disassembling ED+A4/AC/B4/BC opcodes.
395 Fix assembling lines containing colonless label and instruction
396 with first operand inside parentheses.
397 Fix registration of unsupported by target CPU registers.
398 * config/tc-z80.c: See above.
399 * config/tc-z80.h: See above.
400 * testsuite/gas/z80/colonless.d: Update test.
401 * testsuite/gas/z80/colonless.s: Likewise.
402 * testsuite/gas/z80/ez80_adl_all.d: Likewise.
403 * testsuite/gas/z80/ez80_unsup_regs.d: Likewise.
404 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
405 * testsuite/gas/z80/gbz80_unsup_regs.d: Likewise.
406 * testsuite/gas/z80/r800_unsup_regs.d: Likewise.
407 * testsuite/gas/z80/unsup_regs.s: Likewise.
408 * testsuite/gas/z80/z180_unsup_regs.d: Likewise.
409 * testsuite/gas/z80/z80.exp: Likewise.
410 * testsuite/gas/z80/z80_strict_unsup_regs.d: Likewise.
411 * testsuite/gas/z80/z80_unsup_regs.d: Likewise.
412 * testsuite/gas/z80/z80n_unsup_regs.d: Likewise.
413
66d1f7cc
AV
4142020-03-13 Andre Vieira <andre.simoesdiasvieira@arm.com>
415
416 PR 25660
417 * config/tc-arm.c (operand_parse_code): Add OP_RNSDMQR and OP_oRNSDMQ.
418 (parse_operands): Handle new operand codes.
419 (do_neon_dyadic_long): Make shape check accept the scalar variants.
420 (asm_opcode_insns): Fix operand codes for vaddl and vsubl.
421 * testsuite/gas/arm/mve-vaddsub-it.s: New test.
422 * testsuite/gas/arm/mve-vaddsub-it.d: New test.
423 * testsuite/gas/arm/mve-vaddsub-it-bad.s: New test.
424 * testsuite/gas/arm/mve-vaddsub-it-bad.l: New test.
425 * testsuite/gas/arm/mve-vaddsub-it-bad.d: New test.
426 * testsuite/gas/arm/nomve-vaddsub-it.d: New test.
427
9e8f1c90
L
4282020-03-11 H.J. Lu <hongjiu.lu@intel.com>
429
430 * NEWS: Mention x86 assembler options for CVE-2020-0551.
431
97b4a8f7
L
4322020-03-11 H.J. Lu <hongjiu.lu@intel.com>
433
434 * testsuite/gas/i386/i386.exp: Run new tests.
435 * testsuite/gas/i386/lfence-byte.d: New file.
436 * testsuite/gas/i386/lfence-byte.e: Likewise.
437 * testsuite/gas/i386/lfence-byte.s: Likewise.
438 * testsuite/gas/i386/lfence-indbr-a.d: Likewise.
439 * testsuite/gas/i386/lfence-indbr-b.d: Likewise.
440 * testsuite/gas/i386/lfence-indbr-c.d: Likewise.
441 * testsuite/gas/i386/lfence-indbr.e: Likewise.
442 * testsuite/gas/i386/lfence-indbr.s: Likewise.
443 * testsuite/gas/i386/lfence-load.d: Likewise.
444 * testsuite/gas/i386/lfence-load.s: Likewise.
445 * testsuite/gas/i386/lfence-ret-a.d: Likewise.
446 * testsuite/gas/i386/lfence-ret-b.d: Likewise.
447 * testsuite/gas/i386/lfence-ret.s: Likewise.
448 * testsuite/gas/i386/x86-64-lfence-byte.d: Likewise.
449 * testsuite/gas/i386/x86-64-lfence-byte.e: Likewise.
450 * testsuite/gas/i386/x86-64-lfence-byte.s: Likewise.
451 * testsuite/gas/i386/x86-64-lfence-indbr-a.d: Likewise.
452 * testsuite/gas/i386/x86-64-lfence-indbr-b.d: Likewise.
453 * testsuite/gas/i386/x86-64-lfence-indbr-c.d: Likewise.
454 * testsuite/gas/i386/x86-64-lfence-indbr.e: Likewise.
455 * testsuite/gas/i386/x86-64-lfence-indbr.s: Likewise.
456 * testsuite/gas/i386/x86-64-lfence-load.d: Likewise.
457 * testsuite/gas/i386/x86-64-lfence-load.s: Likewise.
458 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Likewise.
459 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Likewise.
460
ae531041
L
4612020-03-11 H.J. Lu <hongjiu.lu@intel.com>
462
463 * config/tc-i386.c (lfence_after_load): New.
464 (lfence_before_indirect_branch_kind): New.
465 (lfence_before_indirect_branch): New.
466 (lfence_before_ret_kind): New.
467 (lfence_before_ret): New.
468 (last_insn): New.
469 (load_insn_p): New.
470 (insert_lfence_after): New.
471 (insert_lfence_before): New.
472 (md_assemble): Call insert_lfence_before and insert_lfence_after.
473 Set last_insn.
474 (OPTION_MLFENCE_AFTER_LOAD): New.
475 (OPTION_MLFENCE_BEFORE_INDIRECT_BRANCH): New.
476 (OPTION_MLFENCE_BEFORE_RET): New.
477 (md_longopts): Add -mlfence-after-load=,
478 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
479 (md_parse_option): Handle -mlfence-after-load=,
480 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
481 (md_show_usage): Display -mlfence-after-load=,
482 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
483 (i386_cons_align): New.
484 * config/tc-i386.h (i386_cons_align): New.
485 (md_cons_align): New.
486 * doc/c-i386.texi: Document -mlfence-after-load=,
487 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
488
5496f3c6
NC
4892020-03-11 Nick Clifton <nickc@redhat.com>
490
491 PR 25611
492 PR 25614
493 * dwarf2dbg.c (DWARF2_FILE_TIME_NAME): Default to -1.
494 (DWARF2_FILE_SIZE_NAME): Default to -1.
495 (DWARF2_LINE_VERSION): Default to the current dwarf level or 3,
496 whichever is higher.
497 (DWARF2_LINE_MAX_OPS_PER_INSN): Provide a default value of 1.
498 (NUM_MD5_BYTES): Define.
499 (struct file entry): Add md5 field.
500 (get_filenum): Delete and replace with...
501 (get_basename): New function.
502 (get_directory_table_entry): New function.
503 (allocate_filenum): New function.
504 (allocate_filename_to_slot): New function.
505 (dwarf2_where): Use new functions.
506 (dwarf2_directive_filename): Add support for extended .file
507 pseudo-op.
508 (dwarf2_directive_loc): Allow the use of file number zero with
509 DWARF 5 or higher.
510 (out_file_list): Rename to...
511 (out_dir_and_file_list): Add DWARF 5 support.
512 (out_debug_line): Emit extra values into the section header for
513 DWARF 5.
514 (out_debug_str): Allow for file 0 to be used with DWARF 5.
515 * doc/as.texi (.file): Update the description of this pseudo-op.
516 * testsuite/gas/elf-dwarf-5-file0.s: Add more lines.
517 * testsuite/gas/elf-dwarf-5-file0.d: Update expected dump output.
518 * testsuite/gas/lns/lns-diag-1.l: Update expected error message.
519 * NEWS: Mention the new feature.
520
a6a1f5e0
AM
5212020-03-10 Alan Modra <amodra@gmail.com>
522
523 * config/tc-csky.c (get_operand_value): Rewrite 1 << 31 expressions
524 to avoid signed overflow.
525 * config/tc-mcore.c (md_assemble): Likewise.
526 * config/tc-mips.c (gpr_read_mask, gpr_write_mask): Likewise.
527 * config/tc-nds32.c (SET_ADDEND): Likewise.
528 * config/tc-nios2.c (nios2_assemble_arg_R): Likewise.
529
3fabc179
JB
5302020-03-09 Jan Beulich <jbeulich@suse.com>
531
532 * testsuite/gas/i386/avx.s: Add long-form VCMP[PS][SD] pseudos.
533 * testsuite/gas/i386/avx.d, testsuite/gas/i386/avx-16bit.d,
534 testsuite/gas/i386/avx-intel.d: Adjust expectations.
535
190e5fc8
AM
5362020-03-07 Alan Modra <amodra@gmail.com>
537
538 * testsuite/gas/elf/dwarf-5-file0.s: Don't start directives in
539 first column.
540
84d9ab33
NC
5412020-03-06 Nick Clifton <nickc@redhat.com>
542
543 PR 25614
544 * dwarf2dbg.c (dwarf2_directive_filename): Allow a file number of
545 0 if the dwarf_level is 5 or more. Complain if a filename follows
546 a file 0.
547 * testsuite/gas/elf/dwarf-5-file0.s: New test.
548 * testsuite/gas/elf/dwarf-5-file0.d: New test driver.
549 * testsuite/gas/elf/elf.exp: Run the new test.
550
551 PR 25612
552 * config/tc-ia64.h (DWARF2_VERISION): Fix typo.
553 * doc/as.texi: Fix another typo.
554
31bf1864
NC
5552020-03-06 Nick Clifton <nickc@redhat.com>
556
557 PR 25612
558 * as.c (dwarf_level): Define.
559 (show_usage): Add --gdwarf-3, --gdwarf-4 and --gdwarf-5.
560 (parse_args): Add support for the new options.
561 as.h (dwarf_level): Prototype.
562 * dwarf2dbg.c (DWARF2_VERSION): Use dwarf_level as default version
563 value.
564 * config/tc-ia64.h (DWARF2_VERISION): Update definition.
565 (DWARF2_LINE_VERSION): Remove definition.
566 * doc/as.texi: Document the new options.
567
3c968de5
NC
5682020-03-06 Nick Clifton <nickc@redhat.com>
569
570 PR 25572
571 * as.c (main): Allow matching input and outputs when they are
572 not regular files.
573
bc49bfd8
JB
5742020-03-06 Jan Beulich <jbeulich@suse.com>
575
576 * config/tc-i386.c (match_mem_size): Generalize broadcast special
577 casing.
578 (check_VecOperands): Zap xmmword/ymmword/zmmword when more than
579 one of byte/word/dword/qword is set alongside a SIMD register in
580 a template's operand.
581
4873e243
JB
5822020-03-06 Jan Beulich <jbeulich@suse.com>
583
584 * config/tc-i386.c (match_template): Extend code in logic
585 rejecting certain suffixes in certain modes to also cover mask
586 register use and VecSIB. Drop special casing of broadcast. Skip
587 immediates in the check.
588
e365e234
JB
5892020-03-06 Jan Beulich <jbeulich@suse.com>
590
591 * config/tc-i386.c (match_template): Fold duplicate code in
592 logic rejecting certain suffixes in certain modes. Drop
593 pointless "else".
594
4ed21b58
JB
5952020-03-06 Jan Beulich <jbeulich@suse.com>
596
597 * config/tc-i386.c (process_suffix): Exlucde !vexw insns
598 alongside !norex64 ones.
599 * testsuite/gas/i386/x86-64-avx512bw.s: Test VPEXTR* and VPINSR*
600 with both 32- and 64-bit GPR operands.
601 * testsuite/gas/i386/x86-64-avx512f.s: Test VEXTRACTPS with both
602 32- and 64-bit GPR operands.
603 * testsuite/gas/i386/x86-64-avx512bw-intel.d,
604 testsuite/gas/i386/x86-64-avx512bw.d,
605 testsuite/gas/i386/x86-64-avx512f-intel.d,
606 testsuite/gas/i386/x86-64-avx512f.d: Adjust expectations.
607
643bb870
JB
6082020-03-06 Jan Beulich <jbeulich@suse.com>
609
610 * config/tc-i386.c (md_assemble): Drop use of rex64.
611 (process_suffix): For REX.W for 64-bit CRC32.
612
a23b33b3
JB
6132020-03-06 Jan Beulich <jbeulich@suse.com>
614
615 * config/tc-i386.c (i386_addressing_mode): For 32-bit
616 addressing for MPX insns without base/index.
617 * testsuite/gas/i386/mpx-16bit.s,
618 * testsuite/gas/i386/mpx-16bit.d: New.
619 * testsuite/gas/i386/i386.exp: Run new test.
620
a0497384
JB
6212020-03-06 Jan Beulich <jbeulich@suse.com>
622
623 * testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,
624 testsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,
625 testsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,
626 testsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,
627 * testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases
628 as well as a BSWAP one.
629 * testsuite/gas/i386/rdpid.s: Add 16-bit case.
630 * testsuite/gas/i386/sse2-16bit.s: Cover more insns.
631 * testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,
632 testsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,
633 testsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,
634 testsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,
635 testsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,
636 testsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,
637 testsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,
638 testsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,
639 testsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,
640 testsuite/gas/i386/vmx.d: Adjust expectations.
641
b630c145
JB
6422020-03-06 Jan Beulich <jbeulich@suse.com>
643
644 * config/tc-i386.c (md_assemble): Also exclude tpause and umwait
645 from having their operands swapped.
646 * testsuite/gas/i386/waitpkg.s,
647 testsuite/gas/i386/x86-64-waitpkg.s: Add tpause and umwait
648 3-operand cases as well as testing of 16-bit code generation.
649 * testsuite/gas/i386/waitpkg.d,
650 testsuite/gas/i386/waitpkg-intel.d,
651 testsuite/gas/i386/x86-64-waitpkg.d,
652 testsuite/gas/i386/x86-64-waitpkg-intel.d: Adjust expectations.
653
de48783e
NC
6542020-03-04 Nelson Chu <nelson.chu@sifive.com>
655
dee35d02
NC
656 * config/tc-riscv.c (percent_op_utype): Support the modifier
657 %got_pcrel_hi.
658 * doc/c-riscv.texi: Add documentation.
659 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
660 modifier %got_pcrel_hi.
661 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
662 * testsuite/gas/riscv/relax-reloc.d: Likewise.
663 * testsuite/gas/riscv/relax-reloc.s: Likewise.
664
de48783e
NC
665 * doc/c-riscv.texi (relocation modifiers): Add documentation.
666 (RISC-V-Formats): Update the section name from "Instruction Formats"
667 to "RISC-V Instruction Formats".
668
749479c8
AO
6692020-03-04 Alexandre Oliva <oliva@adacore.com>
670
671 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
672 detected in a section which does not have at least 4 byte
673 alignment.
674 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
675 * testsuite/gas/arm/ldr-t.s: Likewise.
676 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
677 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
678 disassembly, ignoring any NOPs that may have been inserted because
679 of section alignment.
680 * testsuite/gas/arm/ldr-t.d: Likewise.
681
a847e322
JB
6822020-03-04 Jan Beulich <jbeulich@suse.com>
683
684 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
685 * doc/c-i386.texi: Mention sev_es.
686 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
687 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
688 expectations.
689 * testsuite/gas/i386/arch-13-znver1.d,
690 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
691
3cd7f3e3
L
6922020-03-03 H.J. Lu <hongjiu.lu@intel.com>
693
694 * config/tc-i386.c (match_template): Replace ignoresize and
695 defaultsize with mnemonicsize.
696 (process_suffix): Likewise.
697
b8ba1385
SB
6982020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
699
700 PR 25627
701 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
702 instruction LD IY,(HL).
703 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
704 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
705 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
706 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
707
10d97a0f
L
7082020-03-03 H.J. Lu <hongjiu.lu@intel.com>
709
710 PR gas/25622
711 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
712 x86-64-default-suffix-avx.
713 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
714 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
715 * testsuite/gas/i386/noreg64.d: Updated.
716 * testsuite/gas/i386/noreg64.l: Likewise.
717 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
718 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
719 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
720
8326546e
SB
7212020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
722
723 PR 25604
724 * config/tc-z80.c (contains_register): Prevent an illegal memory
725 access when checking an expression for a register name.
726
e3e896e6
AM
7272020-03-03 Alan Modra <amodra@gmail.com>
728
729 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
730 support.
731
a4dd6c97
AM
7322020-03-02 Alan Modra <amodra@gmail.com>
733
734 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
735 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
736 and .sbss sections.
737 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
738 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
739 (s3_s_score_lcomm): Likewise.
740 * config/tc-score7.c: Similarly.
741 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
742
dec7b24b
YS
7432020-02-28 YunQiang Su <syq@debian.org>
744
745 PR gas/25539
746 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
747 to handle multi-labels.
748 (has_label_name): New.
749
cceb53b8
MM
7502020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
751
752 * config/tc-arm.c (enum pred_instruction_type): Remove
753 NEUTRAL_IT_NO_VPT_INSN predication type.
754 (cxn_handle_predication): Modify to require condition suffixes.
755 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
756 * testsuite/gas/arm/cde-scalar.s: Update test.
757 * testsuite/gas/arm/cde-warnings.l: Update test.
758 * testsuite/gas/arm/cde-warnings.s: Update test.
759
da3ec71f
AM
7602020-02-26 Alan Modra <amodra@gmail.com>
761
762 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
763 N_() on empty string.
764
42135cad
AM
7652020-02-26 Alan Modra <amodra@gmail.com>
766
767 * read.c (read_a_source_file): Call strncpy with length one
768 less than size of original_case_string.
769
dc1e8a47
AM
7702020-02-26 Alan Modra <amodra@gmail.com>
771
772 * config/obj-elf.c: Indent labels correctly.
773 * config/obj-macho.c: Likewise.
774 * config/tc-aarch64.c: Likewise.
775 * config/tc-alpha.c: Likewise.
776 * config/tc-arm.c: Likewise.
777 * config/tc-cr16.c: Likewise.
778 * config/tc-crx.c: Likewise.
779 * config/tc-frv.c: Likewise.
780 * config/tc-i386-intel.c: Likewise.
781 * config/tc-i386.c: Likewise.
782 * config/tc-ia64.c: Likewise.
783 * config/tc-mn10200.c: Likewise.
784 * config/tc-mn10300.c: Likewise.
785 * config/tc-nds32.c: Likewise.
786 * config/tc-riscv.c: Likewise.
787 * config/tc-s12z.c: Likewise.
788 * config/tc-xtensa.c: Likewise.
789 * config/tc-z80.c: Likewise.
790 * read.c: Likewise.
791 * symbols.c: Likewise.
792 * write.c: Likewise.
793
bd0cf5a6
NC
7942020-02-20 Nelson Chu <nelson.chu@sifive.com>
795
54b2aec1
NC
796 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
797 we are assembling instruction with CSR. Call riscv_csr_read_only_check
798 after parsing all arguments.
799 (enum csr_insn_type): New enum is used to classify the CSR instruction.
800 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
801 are used to check if we write a read-only CSR by the CSR instruction.
802 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
803 all CSR for the read-only CSR checking.
804 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
805 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
806 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
807 all CSR instructions for the read-only CSR checking.
808 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
809 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
810
2ca89224
NC
811 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
812 (riscv_opts): Initialize it.
813 (reg_lookup_internal): Check the `riscv_opts.csr_check`
814 before doing the CSR checking.
815 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
816 (md_longopts): Add mcsr-check and mno-csr-check.
817 (md_parse_option): Handle new enum option values.
818 (s_riscv_option): Handle new long options.
819 * doc/c-riscv.texi: Add description for the new .option and assembler
820 options.
821 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
822 the CSR checking.
823 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
824
bd0cf5a6
NC
825 * config/tc-riscv.c (csr_extra_hash): New.
826 (enum riscv_csr_class): New enum. Used to decide
827 whether or not this CSR is legal in the current ISA string.
828 (struct riscv_csr_extra): New structure to hold all extra information
829 of CSR.
830 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
831 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
832 Call hash_reg_name to insert CSR address into reg_names_hash.
833 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
834 Decide whether the CSR is valid according to the csr_extra_hash.
835 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
836 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
837 not a boolean. This is same as riscv_init_csr_hash, so keep the
838 consistent usage.
839 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
840 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
841 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
842 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
843 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
844 f-ext CSR are not allowed.
845 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
846 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
847 source file is `priv-reg.s`, and the ISA is rv64if, so the
848 rv32-only CSR are not allowed.
849 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
850
10a95fcc
AM
8512020-02-21 Alan Modra <amodra@gmail.com>
852
853 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
854 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
855
dda2980f
AM
8562020-02-21 Alan Modra <amodra@gmail.com>
857
858 PR 25569
859 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
860 on section size adjustment, instead perform another write if
861 exec header size is larger than section size.
862
bd3380bc
NC
8632020-02-19 Nelson Chu <nelson.chu@sifive.com>
864
865 * doc/c-riscv.texi: Add the doc entries for -march-attr/
866 -mno-arch-attr command line options.
867
fa164239
JW
8682020-02-19 Nelson Chu <nelson.chu@sifive.com>
869
870 * testsuite/gas/riscv/c-add-addi.d: New testcase.
871 * testsuite/gas/riscv/c-add-addi.s: Likewise.
872
fcaaac0a
SB
8732020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
874
875 PR 25576
876 * config/tc-z80.c (md_parse_option): Do not use an underscore
877 prefix for local labels in SDCC compatability mode.
878 (z80_start_line_hook): Remove SDCC dollar label support.
879 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
880 * testsuite/gas/z80/sdcc.s: Likewise.
881
8822020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
883
884 PR 25517
885 * config/tc-z80.c: Add -march option.
886 * doc/as.texi: Update Z80 documentation.
887 * doc/c-z80.texi: Likewise.
888 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
889 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
890 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
891 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
892 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
893 * testsuite/gas/z80/gbz80_all.d: Likewise.
894 * testsuite/gas/z80/r800_extra.d: Likewise.
895 * testsuite/gas/z80/r800_ii8.d: Likewise.
896 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
897 * testsuite/gas/z80/sdcc.d: Likewise.
898 * testsuite/gas/z80/z180.d: Likewise.
899 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
900 * testsuite/gas/z80/z80_doc.d: Likewise.
901 * testsuite/gas/z80/z80_ii8.d: Likewise.
902 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
903 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
904 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
905 * testsuite/gas/z80/z80_sli.d: Likewise.
906 * testsuite/gas/z80/z80n_all.d: Likewise.
907 * testsuite/gas/z80/z80n_reloc.d: Likewise.
908
a7e12755
L
9092020-02-19 H.J. Lu <hongjiu.lu@intel.com>
910
911 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
912 with GNU_PROPERTY_X86_FEATURE_2_MMX.
913 * testsuite/gas/i386/i386.exp: Run property-3 and
914 x86-64-property-3.
915 * testsuite/gas/i386/property-3.d: New file.
916 * testsuite/gas/i386/property-3.s: Likewise.
917 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
918
272a84b1
L
9192020-02-17 H.J. Lu <hongjiu.lu@intel.com>
920
921 * config/tc-i386.c (cpu_arch): Add .popcnt.
922 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
923 Add a tab before @samp{.sse4a}.
924
c8f8eebc
JB
9252020-02-17 Jan Beulich <jbeulich@suse.com>
926
927 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
928 for AddrPrefixOpReg templates. Combine the two pieces of
929 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
930 mode.
931
eedb0f2c
JB
9322020-02-17 Jan Beulich <jbeulich@suse.com>
933
934 PR gas/14439
935 * config/tc-i386.c (md_assemble): Also suppress operand
936 swapping for MONITOR{,X} and MWAIT{,X}.
937 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
938 Add Intel syntax monitor/mwait tests.
939 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
940 Adjust expectations.
941 *testsuite/gas/i386/sse3-intel.d,
942 testsuite/gas/i386/x86-64-sse3-intel.d: New.
943 * testsuite/gas/i386/i386.exp: Run new tests.
944
b9915cbc
JB
9452020-02-17 Jan Beulich <jbeulich@suse.com>
946
947 PR gas/6518
948 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
949 [XYZ]MMWord memory operand ambiguity recognition logic (largely
950 re-indentation).
951 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
952 cases.
953 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
954 * testsuite/gas/i386/avx512dq-inval.l,
955 testsuite/gas/i386/inval-avx.l,
956 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
957 * testsuite/gas/i386/avx512vl-ambig.s,
958 testsuite/gas/i386/avx512vl-ambig.l: New.
959 * testsuite/gas/i386/i386.exp: Run new test.
960
af5c13b0
L
9612020-02-16 H.J. Lu <hongjiu.lu@intel.com>
962
963 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
964 nosse4.
965 * doc/c-i386.texi: Document sse4a and nosse4a.
966
07d98387
L
9672020-02-14 H.J. Lu <hongjiu.lu@intel.com>
968
969 * doc/c-i386.texi: Remove the old movsx and movzx documentation
970 for AT&T syntax.
971
65fca059
JB
9722020-02-14 Jan Beulich <jbeulich@suse.com>
973
974 PR gas/25438
975 * config/tc-i386.c (md_assemble): Move movsx/movzx special
976 casing ...
977 (process_suffix): ... here. Consider just the first operand
978 initially.
979 (check_long_reg): Drop opcode 0x63 special case again.
980 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
981 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
982 Move ambiguous operand size tests ...
983 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
984 testsuite/gas/i386/noreg64.s: ... here.
985 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
986 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
987 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
988 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
989 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
990 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
991 testsuite/gas/i386/x86-64-movsxd.d,
992 testsuite/gas/i386/x86-64-movsxd-intel.d,
993 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
994 Adjust expectations.
995 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
996 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
997 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
998 * testsuite/gas/i386/i386.exp: Run new tests.
999
b6773884
JB
10002020-02-14 Jan Beulich <jbeulich@suse.com>
1001
1002 * config/tc-i386.c (process_operands): Also skip segment
1003 override prefix emission if it matches an already present one.
1004 * testsuite/gas/i386/prefix32.s: Add double segment override
1005 cases.
1006 * testsuite/gas/i386/prefix32.l: Adjust expectations.
1007
92334ad2
JB
10082020-02-14 Jan Beulich <jbeulich@suse.com>
1009
1010 * config/tc-i386.c (process_operands): Drop ineffectual segment
1011 overrides when optimizing.
1012 * testsuite/gas/i386/lea-optimize.d: New.
1013 * testsuite/gas/i386/i386.exp: Run new test.
1014
10152020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB
1016
1017 * config/tc-i386.c (process_operands): Also check insn prefix
1018 for ineffectual segment override warning. Don't cover possible
1019 VEX/EVEX encoded insns there.
1020 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
1021 testsuite/gas/i386/lea.e: New.
1022 * testsuite/gas/i386/i386.exp: Run new test.
1023
0e6724de
L
10242020-02-14 H.J. Lu <hongjiu.lu@intel.com>
1025
1026 PR gas/25438
1027 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
1028 syntax.
1029
292676c1
L
10302020-02-13 Fangrui Song <maskray@google.com>
1031 H.J. Lu <hongjiu.lu@intel.com>
1032
1033 PR gas/25551
1034 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
1035 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
1036 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
1037 * testsuite/gas/i386/relax-5.d: New file.
1038 * testsuite/gas/i386/relax-5.s: Likewise.
1039 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
1040 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
1041
7deea9aa
JB
10422020-02-13 Jan Beulich <jbeulich@suse.com>
1043
1044 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
1045 "nosse4" entry.
1046
6c0946d0
JB
10472020-02-12 Jan Beulich <jbeulich@suse.com>
1048
1049 * config/tc-i386.c (avx512): New (at file scope), moved from
1050 (check_VecOperands): ... here.
1051 (process_suffix): Add [XYZ]MMword operand size handling.
1052 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
1053 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
1054 tests.
1055 * testsuite/gas/i386/avx512dq-inval.l,
1056 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
1057
5990e377
JB
10582020-02-12 Jan Beulich <jbeulich@suse.com>
1059
1060 PR gas/24546
1061 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
1062 code only.
1063 * config/tc-i386-intel.c (i386_intel_operand): Also handle
1064 CALL/JMP in O_tbyte_ptr case.
1065 * doc/c-i386.texi: Mention far call and full pointer load ISA
1066 differences.
1067 * testsuite/gas/i386/x86-64-branch-3.s,
1068 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
1069 * testsuite/gas/i386/x86-64-branch-3.d,
1070 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
1071 * testsuite/gas/i386/x86-64-branch-5.l,
1072 testsuite/gas/i386/x86-64-branch-5.s: New.
1073 * testsuite/gas/i386/i386.exp: Run new test.
1074
9706160a
JB
10752020-02-12 Jan Beulich <jbeulich@suse.com>
1076
1077 PR gas/25438
1078 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
1079 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
1080 64-bit-only warning.
1081 (check_word_reg): Consistently error on mismatching register
1082 size and suffix.
1083 * testsuite/gas/i386/general.s: Replace dword GPR with word one
1084 for movw. Replace suffix / GPR for orb.
1085 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
1086 byte GPRs as well as ones for inb/outb with a word accumulator.
1087 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
1088 testsuite/gas/i386/inval.l: Adjust expectations.
1089
5de4d9ef
JB
10902020-02-12 Jan Beulich <jbeulich@suse.com>
1091
1092 * config/tc-i386.c (operand_type_register_match): Also fall
1093 through initial two if()-s when the template allows for a GPR
1094 operand. Adjust comment.
1095
50128d0c
JB
10962020-02-11 Jan Beulich <jbeulich@suse.com>
1097
1098 (struct _i386_insn): New field "short_form".
1099 (optimize_encoding): Drop setting of shortform field.
1100 (process_suffix): Set i.short_form. Replace shortform use.
1101 (process_operands): Replace shortform use.
1102
1ed818b4
MM
11032020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
1104
1105 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
1106 loop initial declaration.
1107
5aae9ae9
MM
11082020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
1109
1110 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
1111 instructions that can have 5 arguments.
1112 (enum operand_parse_code): Add new operands.
1113 (parse_operands): Account for new operands.
1114 (S5): New macro.
1115 (enum neon_shape_el): Introduce P suffixes for coprocessor.
1116 (neon_select_shape): Account for P suffix.
1117 (LOW1): Move macro to global position.
1118 (HI4): Move macro to global position.
1119 (vcx_assign_vec_d): New.
1120 (vcx_assign_vec_m): New.
1121 (vcx_assign_vec_n): New.
1122 (enum vcx_reg_type): New.
1123 (vcx_get_reg_type): New.
1124 (vcx_size_pos): New.
1125 (vcx_vec_pos): New.
1126 (vcx_handle_shape): New.
1127 (vcx_ensure_register_in_range): New.
1128 (vcx_handle_register_arguments): New.
1129 (vcx_handle_insn_block): New.
1130 (vcx_handle_common_checks): New.
1131 (do_vcx1): New.
1132 (do_vcx2): New.
1133 (do_vcx3): New.
1134 * testsuite/gas/arm/cde-missing-fp.d: New test.
1135 * testsuite/gas/arm/cde-missing-fp.l: New test.
1136 * testsuite/gas/arm/cde-missing-mve.d: New test.
1137 * testsuite/gas/arm/cde-missing-mve.l: New test.
1138 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
1139 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
1140 * testsuite/gas/arm/cde-mve.s: New test.
1141 * testsuite/gas/arm/cde-warnings.l:
1142 * testsuite/gas/arm/cde-warnings.s:
1143 * testsuite/gas/arm/cde.d:
1144 * testsuite/gas/arm/cde.s:
1145
4934a27c
MM
11462020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
1147 Matthew Malcomson <matthew.malcomson@arm.com>
1148
1149 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
1150 CDE coprocessor that can be enabled.
1151 (enum pred_instruction_type): New pred type.
1152 (BAD_NO_VPT): New error message.
1153 (BAD_CDE): New error message.
1154 (BAD_CDE_COPROC): New error message.
1155 (enum operand_parse_code): Add new immediate operands.
1156 (parse_operands): Account for new immediate operands.
1157 (check_cde_operand): New.
1158 (cde_coproc_enabled): New.
1159 (cde_coproc_pos): New.
1160 (cde_handle_coproc): New.
1161 (cxn_handle_predication): New.
1162 (do_custom_instruction_1): New.
1163 (do_custom_instruction_2): New.
1164 (do_custom_instruction_3): New.
1165 (do_cx1): New.
1166 (do_cx1a): New.
1167 (do_cx1d): New.
1168 (do_cx1da): New.
1169 (do_cx2): New.
1170 (do_cx2a): New.
1171 (do_cx2d): New.
1172 (do_cx2da): New.
1173 (do_cx3): New.
1174 (do_cx3a): New.
1175 (do_cx3d): New.
1176 (do_cx3da): New.
1177 (handle_pred_state): Define new IT block behaviour.
1178 (insns): Add newn CX*{,d}{,a} instructions.
1179 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
1180 Define new cdecp extension strings.
1181 * doc/c-arm.texi: Document new cdecp extension arguments.
1182 * testsuite/gas/arm/cde-scalar.d: New test.
1183 * testsuite/gas/arm/cde-scalar.s: New test.
1184 * testsuite/gas/arm/cde-warnings.d: New test.
1185 * testsuite/gas/arm/cde-warnings.l: New test.
1186 * testsuite/gas/arm/cde-warnings.s: New test.
1187 * testsuite/gas/arm/cde.d: New test.
1188 * testsuite/gas/arm/cde.s: New test.
1189
4b5aaf5f
L
11902020-02-10 H.J. Lu <hongjiu.lu@intel.com>
1191
1192 PR gas/25516
1193 * config/tc-i386.c (intel64): Renamed to ...
1194 (isa64): This.
1195 (match_template): Accept Intel64 only instruction by default.
1196 (i386_displacement): Updated.
1197 (md_parse_option): Updated.
1198 * c-i386.texi: Update -mamd64/-mintel64 documentation.
1199 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
1200 -mamd64 to x86-64-sysenter-amd.
1201 * testsuite/gas/i386/x86-64-sysenter.d: New file.
1202
33176d91
AM
12032020-02-10 Alan Modra <amodra@gmail.com>
1204
1205 * config/obj-elf.c (obj_elf_change_section): Error for section
1206 type, attr or entsize changes in assembly.
1207 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
1208 * testsuite/gas/elf/section5.l: Update.
1209
82194874
AM
12102020-02-10 Alan Modra <amodra@gmail.com>
1211
1212 * output-file.c (output_file_close): Do a normal close when
1213 flag_always_generate_output.
1214 * write.c (write_object_file): Don't stop output when
1215 flag_always_generate_output.
1216
9fc0b501
SB
12172020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
1218
1219 PR 25469
1220 * config/tc-z80.c: Add -gbz80 command line option to generate code
1221 for the GameBoy Z80. Add support for generating DWARF.
1222 * config/tc-z80.h: Add support for DWARF debug information
1223 generation.
1224 * doc/c-z80.texi: Document new command line option.
1225 * testsuite/gas/z80/gbz80_all.d: New file.
1226 * testsuite/gas/z80/gbz80_all.s: New file.
1227 * testsuite/gas/z80/z80.exp: Run the new tests.
1228 * testsuite/gas/z80/z80n_all.d: New file.
1229 * testsuite/gas/z80/z80n_all.s: New file.
1230 * testsuite/gas/z80/z80n_reloc.d: New file.
1231
b7d07216
L
12322020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1233
1234 PR gas/25381
1235 * config/obj-elf.c (get_section): Also check
1236 linked_to_symbol_name.
1237 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
1238 (obj_elf_parse_section_letters): Handle the 'o' flag.
1239 (build_group_lists): Renamed to ...
1240 (build_additional_section_info): This. Set elf_linked_to_section
1241 from map_head.linked_to_symbol_name.
1242 (elf_adjust_symtab): Updated.
1243 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
1244 * doc/as.texi: Document the 'o' flag.
1245 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
1246 * testsuite/gas/elf/section18.d: New file.
1247 * testsuite/gas/elf/section18.s: Likewise.
1248 * testsuite/gas/elf/section19.d: Likewise.
1249 * testsuite/gas/elf/section19.s: Likewise.
1250 * testsuite/gas/elf/section20.d: Likewise.
1251 * testsuite/gas/elf/section20.s: Likewise.
1252 * testsuite/gas/elf/section21.d: Likewise.
1253 * testsuite/gas/elf/section21.l: Likewise.
1254 * testsuite/gas/elf/section21.s: Likewise.
1255
5eb617a7
L
12562020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1257
1258 * NEWS: Mention x86 assembler options to align branches for
1259 binutils 2.34.
1260
986ac314
L
12612020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1262
1263 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
1264 only for ELF targets.
1265 * testsuite/gas/i386/unique.d: Don't xfail.
1266 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1267
19234a6d
AM
12682020-02-06 Alan Modra <amodra@gmail.com>
1269
1270 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
1271 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1272
02e0be69
AM
12732020-02-06 Alan Modra <amodra@gmail.com>
1274
1275 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
1276 xfail, and rename test.
1277 * testsuite/gas/elf/section12b.d: Likewise.
1278 * testsuite/gas/elf/section16a.d: Likewise.
1279 * testsuite/gas/elf/section16b.d: Likewise.
1280
a8c4d40b
L
12812020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1282
1283 PR gas/25380
1284 * config/obj-elf.c (section_match): Removed.
1285 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
1286 section_id.
1287 (obj_elf_change_section): Replace info and group_name arguments
1288 with match_p. Also update the section ID and flags from match_p.
1289 (obj_elf_section): Handle "unique,N". Update call to
1290 obj_elf_change_section.
1291 * config/obj-elf.h (elf_section_match): New.
1292 (obj_elf_change_section): Updated.
1293 * config/tc-arm.c (start_unwind_section): Update call to
1294 obj_elf_change_section.
1295 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
1296 * config/tc-microblaze.c (microblaze_s_data): Likewise.
1297 (microblaze_s_sdata): Likewise.
1298 (microblaze_s_rdata): Likewise.
1299 (microblaze_s_bss): Likewise.
1300 * config/tc-mips.c (s_change_section): Likewise.
1301 * config/tc-msp430.c (msp430_profiler): Likewise.
1302 * config/tc-rx.c (parse_rx_section): Likewise.
1303 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
1304 * doc/as.texi: Document "unique,N" in .section directive.
1305 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
1306 * testsuite/gas/elf/section15.d: New file.
1307 * testsuite/gas/elf/section15.s: Likewise.
1308 * testsuite/gas/elf/section16.s: Likewise.
1309 * testsuite/gas/elf/section16a.d: Likewise.
1310 * testsuite/gas/elf/section16b.d: Likewise.
1311 * testsuite/gas/elf/section17.d: Likewise.
1312 * testsuite/gas/elf/section17.l: Likewise.
1313 * testsuite/gas/elf/section17.s: Likewise.
1314 * testsuite/gas/i386/unique.d: Likewise.
1315 * testsuite/gas/i386/unique.s: Likewise.
1316 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1317 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
1318
575d37ae
L
13192020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1320
1321 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
1322
2384096c
G
13232020-02-01 Anthony Green <green@moxielogic.com>
1324
1325 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
1326
95441c43
SL
13272020-01-31 Sandra Loosemore <sandra@codesourcery.com>
1328
1329 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
1330 %tls_ldo.
1331
d465d695
AV
13322020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
1333
1334 PR gas/25472
1335 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
1336 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
1337 +mve.
1338 * testsuite/gas/arm/mve_dsp.d: New test.
1339
d26cc8a9
NC
13402020-01-31 Nick Clifton <nickc@redhat.com>
1341
1342 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
1343 rather than BFD_RELOC_NONE.
1344
90e9955a
SP
13452020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
1346
1347 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
1348 to support VLDMIA instruction for MVE.
1349 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
1350 instruction for MVE.
1351 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
1352 instruction for MVE.
1353 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
1354 instruction for MVE.
1355 * testsuite/gas/arm/mve-ldst.d: New test.
1356 * testsuite/gas/arm/mve-ldst.s: Likewise.
1357
53943f32
NC
13582020-01-31 Nick Clifton <nickc@redhat.com>
1359
1360 * po/fr.po: Updated French translation.
1361 * po/ru.po: Updated Russian translation.
1362
c3036ed0
RS
13632020-01-31 Richard Sandiford <richard.sandiford@arm.com>
1364
1365 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
1366 .s for the movprfx.
1367 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
1368 * testsuite/gas/aarch64/sve-movprfx_28.d,
1369 * testsuite/gas/aarch64/sve-movprfx_28.l,
1370 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
1371
2ae4c703
JB
13722020-01-30 Jan Beulich <jbeulich@suse.com>
1373
1374 * config/tc-i386.c (output_disp): Tighten base_opcode check.
1375 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
1376 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
1377 Adjust expectations.
1378
bd434cc4
JM
13792020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
1380
1381 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
1382 * testsuite/gas/bpf/alu-be.d: Likewise.
1383 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
1384 * testsuite/gas/bpf/alu32-be.d: Likewise.
1385
aeab2b26
JB
13862020-01-30 Jan Beulich <jbeulich@suse.com>
1387
1388 * testsuite/gas/i386/x86-64-branch-2.s,
1389 testsuite/gas/i386/x86-64-branch-4.s,
1390 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
1391 * testsuite/gas/i386/ilp32/x86-64-branch.d,
1392 testsuite/gas/i386/x86-64-branch-2.d,
1393 testsuite/gas/i386/x86-64-branch-4.l,
1394 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
1395
873494c8
JB
13962020-01-30 Jan Beulich <jbeulich@suse.com>
1397
1398 * config/tc-i386.c (process_suffix): .
1399 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
1400 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
1401 Add LRETQ case.
1402 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
1403 suffix.
1404 testsuite/gas/i386/x86_64.s: Add RETF cases.
1405 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
1406 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
1407 testsuite/gas/i386/x86-64-opcode.d,
1408 testsuite/gas/i386/x86-64-suffix-intel.d,
1409 testsuite/gas/i386/x86-64-suffix.d,
1410 testsuite/gas/i386/x86_64-intel.d
1411 testsuite/gas/i386/x86_64.d: Adjust expectations.
1412 * testsuite/gas/i386/x86-64-suffix.e,
1413 testsuite/gas/i386/x86_64.e: New.
1414
62b3f548
JB
14152020-01-30 Jan Beulich <jbeulich@suse.com>
1416
1417 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
1418 special case.
1419
bc31405e
L
14202020-01-27 H.J. Lu <hongjiu.lu@intel.com>
1421
1422 PR binutils/25445
1423 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
1424 movsxd.
1425 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
1426 differences. Document movslq and movsxd.
1427 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
1428 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
1429 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
1430 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
1431 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
1432 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
1433 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
1434 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
1435 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
1436 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
1437 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
1438
e3696f67
AM
14392020-01-27 Alan Modra <amodra@gmail.com>
1440
1441 * testsuite/gas/all/gas.exp: Replace case statements with switch
1442 statements.
1443 * testsuite/gas/elf/elf.exp: Likewise.
1444 * testsuite/gas/macros/macros.exp: Likewise.
1445 * testsuite/lib/gas-defs.exp: Likewise.
1446
7568c93b
TC
14472020-01-27 Tamar Christina <tamar.christina@arm.com>
1448
1449 PR 25403
1450 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
1451 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
1452
403d1bd9
JW
14532020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
1454
1455 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
1456 s exts must be known, so rename *ok* to *fail*.
1457 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
1458 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
1459 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
1460 above change.
1461 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
1462 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
1463
be4c5e58
L
14642020-01-22 H.J. Lu <hongjiu.lu@intel.com>
1465
1466 PR gas/25438
1467 * config/tc-i386.c (check_long_reg): Always disallow double word
1468 suffix in mnemonic with word general register.
1469 * testsuite/gas/i386/general.s: Replace word general register
1470 with double word general register for movl.
1471 * testsuite/gas/i386/inval.s: Add tests for movl with word general
1472 register.
1473 * testsuite/gas/i386/general.l: Updated.
1474 * testsuite/gas/i386/inval.l: Likewise.
1475
9e7028aa
AM
14762020-01-22 Alan Modra <amodra@gmail.com>
1477
1478 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
1479 __tls_get_addr_desc and __tls_get_addr_opt.
1480
e3ed17f3
JB
14812020-01-21 Jan Beulich <jbeulich@suse.com>
1482
1483 * testsuite/gas/i386/inval-crc32.s,
1484 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
1485 * testsuite/gas/i386/inval-crc32.l,
1486 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
1487
1a035124
JB
14882020-01-21 Jan Beulich <jbeulich@suse.com>
1489
1490 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
1491 generic code path. Deal with No_lSuf being set in a template.
1492 * testsuite/gas/i386/inval-crc32.l,
1493 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
1494 instead of error(s) when operand size is ambiguous.
1495 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1496 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
1497 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
1498 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
1499 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
1500 Adjust expectations.
1501
c006a730
JB
15022020-01-21 Jan Beulich <jbeulich@suse.com>
1503
1504 * config/tc-i386.c (process_suffix): Drop SYSRET special case
1505 and an intel_syntax check. Re-write lack-of-suffix processing
1506 logic.
1507 * doc/c-i386.texi: Document operand size defaults for suffix-
1508 less AT&T syntax insns.
1509 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
1510 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
1511 testsuite/gas/i386/x86-64-avx-scalar.s,
1512 testsuite/gas/i386/x86-64-avx.s,
1513 testsuite/gas/i386/x86-64-bundle.s,
1514 testsuite/gas/i386/x86-64-intel64.s,
1515 testsuite/gas/i386/x86-64-lock-1.s,
1516 testsuite/gas/i386/x86-64-opcode.s,
1517 testsuite/gas/i386/x86-64-sse2avx.s,
1518 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
1519 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
1520 testsuite/gas/i386/x86-64-nops.s,
1521 testsuite/gas/i386/x86-64-ptwrite.s,
1522 testsuite/gas/i386/x86-64-simd.s,
1523 testsuite/gas/i386/x86-64-sse-noavx.s,
1524 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
1525 insns.
1526 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1527 testsuite/gas/i386/noreg64.s: Add further tests.
1528 * testsuite/gas/i386/ilp32/x86-64-nops.d,
1529 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
1530 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
1531 testsuite/gas/i386/sse-noavx.d,
1532 testsuite/gas/i386/x86-64-intel64.d,
1533 testsuite/gas/i386/x86-64-nops.d,
1534 testsuite/gas/i386/x86-64-opcode.d,
1535 testsuite/gas/i386/x86-64-ptwrite-intel.d,
1536 testsuite/gas/i386/x86-64-ptwrite.d,
1537 testsuite/gas/i386/x86-64-simd-intel.d,
1538 testsuite/gas/i386/x86-64-simd-suffix.d,
1539 testsuite/gas/i386/x86-64-simd.d,
1540 testsuite/gas/i386/x86-64-sse-noavx.d
1541 testsuite/gas/i386/x86-64-suffix.d,
1542 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
1543 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
1544 testsuite/gas/i386/noreg64.l: New.
1545 * testsuite/gas/i386/i386.exp: Run new tests.
1546
c906a69a
JB
15472020-01-21 Jan Beulich <jbeulich@suse.com>
1548
1549 * testsuite/gas/i386/avx512_bf16_vl.s,
1550 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
1551 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
1552 broadcast forms of VCVTNEPS2BF16.
1553 * testsuite/gas/i386/avx512_bf16_vl.d,
1554 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
1555
26916852
NC
15562020-01-20 Nick Clifton <nickc@redhat.com>
1557
1558 * po/uk.po: Updated Ukranian translation.
1559
14470f07
L
15602020-01-20 H.J. Lu <hongjiu.lu@intel.com>
1561
1562 PR ld/25416
1563 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
1564 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
1565 x32 object.
1566 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
1567 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
1568 R_X86_64_GOTPC32_TLSDESC relocation.
1569
1b1bb2c6
NC
15702020-01-18 Nick Clifton <nickc@redhat.com>
1571
1572 * configure: Regenerate.
1573 * po/gas.pot: Regenerate.
1574
ae774686
NC
15752020-01-18 Nick Clifton <nickc@redhat.com>
1576
1577 Binutils 2.34 branch created.
1578
42e04b36
L
15792020-01-17 H.J. Lu <hongjiu.lu@intel.com>
1580
1581 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
1582 with vex_encoding_vex.
1583 (parse_insn): Likewise.
1584 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
1585 and {vex3} documentation.
1586 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
1587 {vex}.
1588 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
1589
2da2eaf4
AV
15902020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1591
1592 PR 25376
1593 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
1594 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
1595 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
1596 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
1597 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
1598 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
1599
45a4bb20
JB
16002020-01-16 Jan Beulich <jbeulich@suse.com>
1601
1602 * config/tc-i386.c (match_template): Drop found_cpu_match local
1603 variable.
1604
4814632e
JB
16052020-01-16 Jan Beulich <jbeulich@suse.com>
1606
1607 * testsuite/gas/i386/avx512dq-inval.l,
1608 testsuite/gas/i386/avx512dq-inval.s: New.
1609 * testsuite/gas/i386/i386.exp: Run new test.
1610
131cb553
JL
16112020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
1612
1613 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
1614 relocations when the target is 430X, except when extracting part of an
1615 expression.
1616 (msp430_srcoperand): Adjust comment.
1617 Initialize the expp member of the msp430_operand_s struct as
1618 appropriate.
1619 (msp430_dstoperand): Likewise.
1620 * testsuite/gas/msp430/msp430.exp: Run new test.
1621 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
1622 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
1623
c24d0e8d
AM
16242020-01-15 Alan Modra <amodra@gmail.com>
1625
1626 * configure.tgt: Add sparc-*-freebsd case.
1627
e44925ae
LC
16282020-01-14 Lili Cui <lili.cui@intel.com>
1629
1630 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
1631 * testsuite/gas/i386/align-branch-1b.d: Likewise.
1632 * testsuite/gas/i386/align-branch-1c.d: Likewise.
1633 * testsuite/gas/i386/align-branch-1d.d: Likewise.
1634 * testsuite/gas/i386/align-branch-1e.d: Likewise.
1635 * testsuite/gas/i386/align-branch-1f.d: Likewise.
1636 * testsuite/gas/i386/align-branch-1g.d: Likewise.
1637 * testsuite/gas/i386/align-branch-1h.d: Likewise.
1638 * testsuite/gas/i386/align-branch-1i.d: Likewise.
1639 * testsuite/gas/i386/align-branch-5.d: Likewise.
1640 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
1641 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
1642 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
1643 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
1644 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
1645 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
1646 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
1647 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
1648 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
1649 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
1650 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
1651 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
1652
7a6bf3be
SB
16532020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1654
1655 PR 25377
1656 * config/tc-z80.c: Add support for half precision, single
1657 precision and double precision floating point values.
1658 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1659 * doc/as.texi: Add new z80 command line options.
1660 * doc/c-z80.texi: Document new z80 command line options.
1661 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1662 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1663 * testsuite/gas/z80/z80.exp: Run the new test.
1664 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1665 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1666 * testsuite/gas/z80/strings.d: Update expected output.
1667
82e9597c
MM
16682020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1669
1670 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1671 dependency.
1672
5e4f7e05
CZ
16732020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1674
1675 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1676 the CPU.
1677 * config/tc-arc.h: Add header if/defs.
1678 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1679
febda64f
AM
16802020-01-13 Alan Modra <amodra@gmail.com>
1681
1682 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1683
5496abe1
AM
16842020-01-13 Alan Modra <amodra@gmail.com>
1685
1686 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1687 insertion.
1688
ec4181f2
AM
16892020-01-10 Alan Modra <amodra@gmail.com>
1690
1691 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1692 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1693
40c75bc8
SB
16942020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1695
1696 PR 25224
1697 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1698 opcode byte values.
1699 (emit_ld_r_r): Likewise.
1700 (emit_ld_rr_m): Likewise.
1701 (emit_ld_rr_nn): Likewise.
1702
72aea328
JB
17032020-01-09 Jan Beulich <jbeulich@suse.com>
1704
1705 * config/tc-i386.c (optimize_encoding): Add
1706 is_any_vex_encoding() invocations. Drop respective
1707 i.tm.extension_opcode == None checks.
1708
3f93af61
JB
17092020-01-09 Jan Beulich <jbeulich@suse.com>
1710
1711 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1712 REX transformations. Correct comment indentation.
1713
7697afb6
JB
17142020-01-09 Jan Beulich <jbeulich@suse.com>
1715
1716 * config/tc-i386.c (optimize_encoding): Generalize register
1717 transformation for TEST optimization.
1718
d835a58b
JB
17192020-01-09 Jan Beulich <jbeulich@suse.com>
1720
1721 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1722 testsuite/gas/i386/x86-64-sysenter-amd.d,
1723 testsuite/gas/i386/x86-64-sysenter-amd.l,
1724 testsuite/gas/i386/x86-64-sysenter-intel.d,
1725 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1726 * testsuite/gas/i386/i386.exp: Run new tests.
1727
915808f6
NC
17282020-01-08 Nick Clifton <nickc@redhat.com>
1729
1730 PR 25284
1731 * doc/as.texi (Align): Document the fact that all arguments can be
1732 omitted.
1733 (Balign): Likewise.
1734 (P2align): Likewise.
1735
f1f28025
NC
17362020-01-08 Nick Clifton <nickc@redhat.com>
1737
1738 PR 14891
1739 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1740 already defined as a different symbol type.
1741 * testsuite/gas/elf/pr14891.s: New test source file.
1742 * testsuite/gas/elf/pr14891.d: New test driver.
1743 * testsuite/gas/elf/pr14891.s: New test expected error output.
1744 * testsuite/gas/elf/elf.exp: Run the new test.
1745
030a2e78
AM
17462020-01-08 Alan Modra <amodra@gmail.com>
1747
1748 * config/tc-z8k.c (md_begin): Make idx unsigned.
1749 (get_specific): Likewise for this_index.
1750
2a1ebfb2
CZ
17512020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1752
1753 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1754 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1755 (md_operand): Set X_md to absent.
1756 (arc_parse_name): Check for X_md.
1757
16d87673
SB
17582020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1759
1760 PR 25311
1761 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1762 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1763 NO_STRING_ESCAPES.
1764 * read.c (next_char_of_string): Likewise.
1765 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1766 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1767
a2322019
NC
17682020-01-03 Nick Clifton <nickc@redhat.com>
1769
1770 * po/sv.po: Updated Swedish translation.
1771
5437a02a
JB
17722020-01-03 Jan Beulich <jbeulich@suse.com>
1773
1774 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1775 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1776
567dfba2
JB
17772020-01-03 Jan Beulich <jbeulich@suse.com>
1778
1779 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1780 by-element usdot. Add 64-bit form tests for by-element sudot.
1781 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1782
8c45011a
JB
17832020-01-03 Jan Beulich <jbeulich@suse.com>
1784
1785 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1786 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1787
f4950f76
JB
17882020-01-03 Jan Beulich <jbeulich@suse.com>
1789
1790 * testsuite/gas/aarch64/f64mm.d,
1791 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1792
6655dba2
SB
17932020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1794
1795 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1796 support for assembler code generated by SDCC. Add new relocation
1797 types. Add z80-elf target support.
1798 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1799 labels. Local labels starts from ".L".
1800 * NEWS: Mention the new support.
1801 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1802 * testsuite/gas/all/fwdexp.s: Likewise.
1803 * testsuite/gas/all/cond.l: Likewise.
1804 * testsuite/gas/all/cond.s: Likewise.
1805 * testsuite/gas/all/fwdexp.d: Likewise.
1806 * testsuite/gas/all/fwdexp.s: Likewise.
1807 * testsuite/gas/elf/section2.e-mips: Likewise.
1808 * testsuite/gas/elf/section2.l: Likewise.
1809 * testsuite/gas/elf/section2.s: Likewise.
1810 * testsuite/gas/macros/app1.d: Likewise.
1811 * testsuite/gas/macros/app1.s: Likewise.
1812 * testsuite/gas/macros/app2.d: Likewise.
1813 * testsuite/gas/macros/app2.s: Likewise.
1814 * testsuite/gas/macros/app3.d: Likewise.
1815 * testsuite/gas/macros/app3.s: Likewise.
1816 * testsuite/gas/macros/app4.d: Likewise.
1817 * testsuite/gas/macros/app4.s: Likewise.
1818 * testsuite/gas/macros/app4b.s: Likewise.
1819 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1820 * testsuite/gas/z80/z80.exp: Add new tests
1821 * testsuite/gas/z80/dollar.d: New file.
1822 * testsuite/gas/z80/dollar.s: New file.
1823 * testsuite/gas/z80/ez80_adl_all.d: New file.
1824 * testsuite/gas/z80/ez80_adl_all.s: New file.
1825 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1826 * testsuite/gas/z80/ez80_isuf.s: New file.
1827 * testsuite/gas/z80/ez80_z80_all.d: New file.
1828 * testsuite/gas/z80/ez80_z80_all.s: New file.
1829 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1830 * testsuite/gas/z80/r800_extra.d: New file.
1831 * testsuite/gas/z80/r800_extra.s: New file.
1832 * testsuite/gas/z80/r800_ii8.d: New file.
1833 * testsuite/gas/z80/r800_z80_doc.d: New file.
1834 * testsuite/gas/z80/z180.d: New file.
1835 * testsuite/gas/z80/z180.s: New file.
1836 * testsuite/gas/z80/z180_z80_doc.d: New file.
1837 * testsuite/gas/z80/z80_doc.d: New file.
1838 * testsuite/gas/z80/z80_doc.s: New file.
1839 * testsuite/gas/z80/z80_ii8.d: New file.
1840 * testsuite/gas/z80/z80_ii8.s: New file.
1841 * testsuite/gas/z80/z80_in_f_c.d: New file.
1842 * testsuite/gas/z80/z80_in_f_c.s: New file.
1843 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1844 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1845 * testsuite/gas/z80/z80_out_c_0.d: New file.
1846 * testsuite/gas/z80/z80_out_c_0.s: New file.
1847 * testsuite/gas/z80/z80_reloc.d: New file.
1848 * testsuite/gas/z80/z80_reloc.s: New file.
1849 * testsuite/gas/z80/z80_sli.d: New file.
1850 * testsuite/gas/z80/z80_sli.s: New file.
1851
a65b5de6
SN
18522020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1853
1854 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1855 REGLIST_RN.
1856
b14ce8bf
AM
18572020-01-01 Alan Modra <amodra@gmail.com>
1858
1859 Update year range in copyright notice of all files.
1860
0b114740 1861For older changes see ChangeLog-2019
3499769a 1862\f
0b114740 1863Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM
1864
1865Copying and distribution of this file, with or without modification,
1866are permitted in any medium without royalty provided the copyright
1867notice and this notice are preserved.
1868
1869Local Variables:
1870mode: change-log
1871left-margin: 8
1872fill-column: 74
1873version-control: never
1874End:
This page took 0.35064 seconds and 4 git commands to generate.