projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Remove restriction on skipping some linker tests because their default image base...
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
251dae91
TC		 12020-04-27 Tamar Christina <tamar.christina@arm.com>
2
3 * NEWS: Add news entry for big-obj.
4 * config/tc-i386.c (i386_target_format): Support new format.
5 * doc/c-i386.texi: Add i386 support.
6 * testsuite/gas/pe/big-obj.d: Rename test to not be x64 specific.
7 * testsuite/gas/pe/pe.exp (big-obj): Make test run on i386 as well.
8
714e6c96
NC		 92020-04-27 Nick Clifton <nickc@redhat.com>
10
11 PR 25878
12 * dwarf2dbg.c (struct file_entry): Add auto_assigned field.
13 (assign_file_to_slot): New function. Fills in an entry in the
14 files table.
15 (allocate_filenum): Use new function.
16 (allocate_filename_to_slot): Use new function. If the specified
17 slot entry is already in use, but was chosen automatically then
18 reassign the automatic entry.
19
a09f656b 202020-04-26 Hongtao Liu <hongtao.liu@intel.com
21
22 * config/tc-i386.c (lfence_before_ret_shl): New member.
23 (load_insn_p): implict load for POP/POPA/POPF/XLATB, no load
24 for Anysize insns.
25 (insert_after_load): Issue warning for REP CMPS/SCAS.
26 (insert_before_before): Handle iret, Handle
27 -mlfence-before-ret=shl, Adjust operand size of or/not/shl to ret's,
28 (md_parse_option): Change -mlfence-before-ret=[none|not|or] to
29 -mlfence-before-ret=[none/not/or/shl/yes].
30 Enable -mlfence-before-ret=shl when
31 -mlfence-beofre-indirect-branch=all and no explict -mlfence-before-ret option.
32 (md_show_usage): Ditto.
33 * doc/c-i386.texi: Ditto.
34 * testsuite/gas/i386/i386.exp: Add new testcases.
35 * testsuite/gas/i386/lfence-load-b.d: New.
36 * testsuite/gas/i386/lfence-load-b.e: New.
37 * testsuite/gas/i386/lfence-load.d: Modified.
38 * testsuite/gas/i386/lfence-load.e: New.
39 * testsuite/gas/i386/lfence-load.s: Modified.
40 * testsuite/gas/i386/lfence-ret-a.d: Modified.
41 * testsuite/gas/i386/lfence-ret-b.d: Modified.
42 * testsuite/gas/i386/lfence-ret-c.d: New.
43 * testsuite/gas/i386/lfence-ret-d.d: New.
44 * testsuite/gas/i386/lfence-ret.s: Modified.
45 * testsuite/gas/i386/x86-64-lfence-load-b.d: New.
46 * testsuite/gas/i386/x86-64-lfence-load.d: Modified.
47 * testsuite/gas/i386/x86-64-lfence-load.s: Modified.
48 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Modified.
49 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Modified.
50 * testsuite/gas/i386/x86-64-lfence-ret-c.d: New.
51 * testsuite/gas/i386/x86-64-lfence-ret-d.d: New
52 * testsuite/gas/i386/x86-64-lfence-ret-e.d: New.
53 * testsuite/gas/i386/x86-64-lfence-ret.e: New.
54 * testsuite/gas/i386/x86-64-lfence-ret.s: New.
55
30ce8e47
MF		 562020-04-22 Max Filippov <jcmvbkbc@gmail.com>
57
58 PR ld/25861
59 * config/tc-xtensa.c (md_apply_fix): Replace
60 BFD_RELOC_XTENSA_DIFF{8,16,32} generation with
61 BFD_RELOC_XTENSA_PDIFF{8,16,32} and
62 BFD_RELOC_XTENSA_NDIFF{8,16,32} generation.
63 * testsuite/gas/xtensa/loc.d: Replace BFD_RELOC_XTENSA_DIFF16
64 with BFD_RELOC_XTENSA_PDIFF16 in the expected output.
65
31c89d60
AM		 662020-04-22 Alan Modra <amodra@gmail.com>
67
68 * config/obj-elf.c (elf_frob_symbol): Unconditionally remove
69 symbol for ".symver .. remove".
70 * doc/as.texi (.symver): Update.
71 * testsuite/gas/symver/symver11.s: Make foo weak.
72 * testsuite/gas/symver/symver11.d: Expect an error.
73 * testsuite/gas/symver/symver7.d: Allow other random symbols.
74
1d3eb556
L		 752020-04-21 H.J. Lu <hongjiu.lu@intel.com>
76
77 * testsuite/gas/symver/symver11.s: Add ".balign 8".
78
bb2a1453
AS		 792020-04-21 Andreas Schwab <schwab@linux-m68k.org>
80
81 PR 25848
82 * testsuite/gas/m68k/operands.s: Add tests for cmpi.
83 * testsuite/gas/m68k/operands.d: Update.
84 * testsuite/gas/m68k/op68000.d: Update for new error messages.
85
c36876fe
TC		 862020-04-21 Tamar Christina <tamar.christina@arm.com>
87
88 PR binutils/24753
89 * testsuite/gas/arm/pr24753.d: New test.
90 * testsuite/gas/arm/pr24753.s: New test.
91
6914be53
L		 922020-04-21 H.J. Lu <hongjiu.lu@intel.com>
93
94 PR gas/23840
95 PR gas/25295
96 * NEWS: Mention .symver extension.
97 * config/obj-elf.c (obj_elf_find_and_add_versioned_name): New
98 function.
99 (obj_elf_symver): Call obj_elf_find_and_add_versioned_name to
100 add a version name. Add local, hidden and remove visibility
101 support.
102 (elf_frob_symbol): Handle the list of version names. Update the
103 original symbol to local, hidden or remove it from the symbol
104 table.
105 (elf_frob_file_before_adjust): Handle the list of version names.
106 * config/obj-elf.h (elf_visibility): New.
107 (elf_versioned_name_list): Likewise.
108 (elf_obj_sy): Change local to bitfield. Add rename, bad_version
109 and visibility. Change versioned_name pointer to struct
110 elf_versioned_name_list.
111 * doc/as.texi: Update .symver directive.
112 * testsuite/gas/symver/symver.exp: Run all *.d tests. Add more
113 error checking tests.
114 * testsuite/gas/symver/symver6.d: New file.
115 * testsuite/gas/symver/symver7.d: Likewise.
116 * testsuite/gas/symver/symver7.s: Likewise.
117 * testsuite/gas/symver/symver8.d: Likewise.
118 * testsuite/gas/symver/symver8.s: Likewise.
119 * testsuite/gas/symver/symver9.s: Likewise.
120 * testsuite/gas/symver/symver9a.d: Likewise.
121 * testsuite/gas/symver/symver9b.d: Likewise.
122 * testsuite/gas/symver/symver10.s: Likewise.
123 * testsuite/gas/symver/symver10a.d: Likewise.
124 * testsuite/gas/symver/symver10b.d: Likewise.
125 * testsuite/gas/symver/symver11.d: Likewise.
126 * testsuite/gas/symver/symver11.s: Likewise.
127 * testsuite/gas/symver/symver12.d: Likewise.
128 * testsuite/gas/symver/symver12.s: Likewise.
129 * testsuite/gas/symver/symver13.d: Likewise.
130 * testsuite/gas/symver/symver13.s: Likewise.
131 * testsuite/gas/symver/symver14.d: Likewise.
132 * testsuite/gas/symver/symver14.l: Likewise.
133 * testsuite/gas/symver/symver15.d: Likewise.
134 * testsuite/gas/symver/symver15.l: Likewise.
135 * testsuite/gas/symver/symver6.l: Removed.
136 * testsuite/gas/symver/symver6.s: Updated.
137
c2e5c986
SD		 1382020-04-20 Sudakshina Das <sudi.das@arm.com>
139
140 * config/tc-aarch64.c (parse_barrier_psb): Update error messages
141 to include TSB.
142 * testsuite/gas/aarch64/system-2.d: Update -march and new tsb tests.
143 * testsuite/gas/aarch64/system-2.s: Add new tsb tests.
144 * testsuite/gas/aarch64/system.d: Update.
145
8a6e1d1d
SD		 1462020-04-20 Sudakshina Das <sudi.das@arm.com>
147
148 * testsuite/gas/aarch64/bti.d: Update -march option.
149 * testsuite/gas/aarch64/illegal-bti.d: Remove.
150 * testsuite/gas/aarch64/illegal-bti.l: Remove.
151 * testsuite/gas/aarch64/illegal-ras-1.l: Remove esb.
152 * testsuite/gas/aarch64/illegal-ras-1.s: Remove esb.
153
49af2f5c
AM		 1542020-04-17 Alan Modra <amodra@gmail.com>
155
156 * config/tc-bfin.h (TC_EQUAL_IN_INSN): Allow assignment to dot.
157
8e4979ac
NC		 1582020-04-16 Gagan Singh Sidhu <broly@mac.com>
159 Nick Clifton <nickc@redhat.com>
160
161 PR 25803
162 * config/obj-elf.c (obj_elf_type): Reject ifunc symbols on MIPS
163 targets.
164 * testsuite/gas/elf/elf.exp: Add MIPS targets to the list to skip
165 for the type-2 test.
166 * testsuite/gas/elf/type-noifunc.e: Update to allow for MIPS
167 targets running this test.
168
c54a9b56
DF		 1692020-02-16 David Faust <david.faust@oracle.com>
170
171 * testsuite/gas/bpf/bpf.exp: Run jump32 tests.
172 * testsuite/gas/bpf/jump32.s: New file.
173 * testsuite/gas/bpf/jump32.d: Likewise.
174
3071b197
L		 1752020-04-08 H.J. Lu <hongjiu.lu@intel.com>
176
177 * doc/c-i386.texi: Correct -mlfence-before-indirect-branch=
178 documentation.
179
6a3ab923
GN		 1802020-04-08 Gunther Nikl <gnikl@justmail.de>
181
182 * config/tc-moxie.h (MD_PCREL_FROM_SECTION): Delete define.
183 (md_pcrel_from): Remove prototytpe.
d9f19885
GN		 184 * config/tc-m32c.h (MD_PCREL_FROM_SECTION): Delete duplicate
185 define.
186 (md_pcrel_from_section): Remove duplicate prototype.
9ad4cfa8
GN		 187 * tc.h (md_pcrel_from_section): Add prototype.
188 * config/tc-aarch64.h (md_pcrel_from_section): Remove prototype.
189 * config/tc-arc.h (md_pcrel_from_section): Likewise.
190 * config/tc-arm.h (md_pcrel_from_section): Likewise.
191 * config/tc-avr.h (md_pcrel_from_section): Likewise.
192 * config/tc-bfin.h (md_pcrel_from_section): Likewise.
193 * config/tc-bpf.h (md_pcrel_from_section): Likewise.
194 * config/tc-csky.h (md_pcrel_from_section): Likewise.
195 * config/tc-d10v.h (md_pcrel_from_section): Likewise.
196 * config/tc-d30v.h (md_pcrel_from_section): Likewise.
197 * config/tc-epiphany.h (md_pcrel_from_section): Likewise.
198 * config/tc-fr30.h (md_pcrel_from_section): Likewise.
199 * config/tc-frv.h (md_pcrel_from_section): Likewise.
200 * config/tc-iq2000.h (md_pcrel_from_section): Likewise.
201 * config/tc-lm32.h (md_pcrel_from_section): Likewise.
202 * config/tc-m32c.h (md_pcrel_from_section): Likewise.
203 * config/tc-m32r.h (md_pcrel_from_section): Likewise.
204 * config/tc-mcore.h (md_pcrel_from_section): Likewise.
205 * config/tc-mep.h (md_pcrel_from_section): Likewise.
206 * config/tc-metag.h (md_pcrel_from_section): Likewise.
207 * config/tc-microblaze.h (md_pcrel_from_section): Likewise.
208 * config/tc-mmix.h (md_pcrel_from_section): Likewise.
209 * config/tc-moxie.h (md_pcrel_from_section): Likewise.
210 * config/tc-msp430.h (md_pcrel_from_section): Likewise.
211 * config/tc-mt.h (md_pcrel_from_section): Likewise.
212 * config/tc-or1k.h (md_pcrel_from_section): Likewise.
213 * config/tc-ppc.h (md_pcrel_from_section): Likewise.
214 * config/tc-rl78.h (md_pcrel_from_section): Likewise.
215 * config/tc-rx.h (md_pcrel_from_section): Likewise.
216 * config/tc-s390.h (md_pcrel_from_section): Likewise.
217 * config/tc-sh.h (md_pcrel_from_section): Likewise.
218 * config/tc-xc16x.h (md_pcrel_from_section): Likewise.
219 * config/tc-xstormy16.h (md_pcrel_from_section): Likewise.
4c09b8c4
GN		 220 * config/tc-microblaze.h (md_begin, md_assemble, md_undefined_symbol,
221 md_show_usage, md_convert_frag, md_operand, md_number_to_chars,
222 md_estimate_size_before_relax, md_section_align, tc_gen_reloc,
223 md_apply_fix3): Delete prototypes.
6a3ab923 224
6e0e8b45
L		 2252020-04-07 H.J. Lu <hongjiu.lu@intel.com>
226
227 * NEWS: Mention support for Intel SERIALIZE and TSXLDTRK
228 instructions.
229
266803a2
L		 2302020-04-07 H.J. Lu <hongjiu.lu@intel.com>
231
232 * doc/c-z80.texi: Fix @xref warnings.
233
bb651e8b
CL		 2342020-04-07 Lili Cui <lili.cui@intel.com>
235
236 * config/tc-i386.c (cpu_arch): Add .TSXLDTRK.
237 (cpu_noarch): Likewise.
238 * doc/c-i386.texi: Document TSXLDTRK.
239 * testsuite/gas/i386/i386.exp: Run TSXLDTRK tests.
240 * testsuite/gas/i386/tsxldtrk.d: Likewise.
241 * testsuite/gas/i386/tsxldtrk.s: Likewise.
242 * testsuite/gas/i386/x86-64-tsxldtrk.d: Likewise.
243
4b27d27c
L		 2442020-04-02 Lili Cui <lili.cui@intel.com>
245
246 * config/tc-i386.c (cpu_arch): Add .serialize.
247 (cpu_noarch): Likewise.
248 * doc/c-i386.texi: Document serialize.
249 * testsuite/gas/i386/i386.exp: Run serialize tests
250 * testsuite/gas/i386/serialize.d: Likewise.
251 * testsuite/gas/i386/x86-64-serialize.d: Likewise.
252 * testsuite/gas/i386/serialize.s: Likewise.
253
bb897477
RO		 2542020-04-02 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
255
256 * testsuite/gas/elf/section12a.d: Use notarget instead of xfail.
257 * testsuite/gas/elf/section12b.d: Likewise.
258 * testsuite/gas/elf/section16a.d: Likewise.
259 * testsuite/gas/elf/section16b.d: Likewise.
260
59e28a97
GN		 2612020-04-02 Gunther Nikl <gnikl@justmail.de>
262
263 * config/tc-m68k.c (m68k_ip): Fix range check for index register
264 with a suppressed address register.
265
efc3a950
L		 2662020-04-01 H.J. Lu <hongjiu.lu@intel.com>
267
268 PR gas/25756
269 * config/tc-i386.h (TC_FORCE_RELOCATION_ABS): New.
270 * testsuite/gas/i386/localpic.s: Add a test for relocation
271 against local absolute symbol.
272 * testsuite/gas/i386/x86-64-localpic.s: Likewise.
273 * testsuite/gas/i386/localpic.d: Updated.
274 * testsuite/gas/i386/x86-64-localpic.d: Likewise.
275 * testsuite/gas/i386/ilp32/x86-64-localpic.d: Likewise.
276
15d47c3a
RO		 2772020-04-01 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
278
279 PR gas/25732
280 * testsuite/gas/i386/solaris/x86-64-branch-2.d: New file.
281 * testsuite/gas/i386/solaris/x86-64-branch-3.d: New file.
282 * testsuite/gas/i386/solaris/x86-64-jump.d: Incorporate changes to
283 testsuite/gas/i386/x86-64-jump.d.
284 * gas/testsuite/gas/i386/solaris/x86-64-mpx-branch-1.d:
285 Incorporate changes to
286 gas/testsuite/gas/i386/x86-64-mpx-branch-1.d.
287 * testsuite/gas/i386/solaris/x86-64-mpx-branch-2.d : Incorporate
288 changes to testsuite/gas/i386/x86-64-mpx-branch-2.d.
289 * testsuite/gas/i386/x86-64-branch-2.d: Skip on *-*-solaris*.
290 * testsuite/gas/i386/x86-64-branch-3.d: Likewise.
291
876678f0
MR		 2922020-03-31 Maciej W. Rozycki <macro@linux-mips.org>
293
294 PR 25611
295 PR 25614
296 * dwarf2dbg.c: Do not include "bignum.h".
297
d1a89da5
NC		 2982020-03-30 Nelson Chu <nelson.chu@sifive.com>
299
300 * testsuite/gas/riscv/alias-csr.d: Move this to priv-reg-pseudo.
301 * testsuite/gas/riscv/alias-csr.s: Likewise.
302 * testsuite/gas/riscv/no-aliases-csr.d: Move this
303 to priv-reg-pseudo-noalias.
304 * testsuite/gas/riscv/bad-csr.d: Rename to priv-reg-fail-nonexistent.
305 * testsuite/gas/riscv/bad-csr.l: Likewise.
306 * testsuite/gas/riscv/bad-csr.s: Likewise.
307 * testsuite/gas/riscv/satp.d: Removed. Already included in priv-reg.
308 * testsuite/gas/riscv/satp.s: Likewise.
309 * testsuite/gas/riscv/priv-reg-pseudo.d: New testcase for all pseudo
310 csr instruction, including alias-csr testcase.
311 * testsuite/gas/riscv/priv-reg-pseudo.s: Likewise.
312 * testsuite/gas/riscv/priv-reg-pseudo-noalias.d: New testcase for all
313 pseudo instruction with objdump -Mno-aliases.
314 * testsuite/gas/riscv/priv-reg-fail-nonexistent.d: New testcase.
315 * testsuite/gas/riscv/priv-reg-fail-nonexistent.l: Likewise.
316 * testsuite/gas/riscv/priv-reg-fail-nonexistent.s: Likewise.
317 * testsuite/gas/riscv/priv-reg.d: Update CSR to 1.11.
318 * testsuite/gas/riscv/priv-reg.s: Likewise.
319 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
320 * testsuite/gas/riscv/csr-dw-regnums.d: Likewise.
321 * testsuite/gas/riscv/csr-dw-regnums.s: Likewise.
322
b7780957
J		 3232020-03-25 J.W. Jagersma <jwjagersma@gmail.com>
324
325 * config/obj-coff.c (obj_coff_section): Set the bss flag on
326 sections with the "b" attribute.
327
d1023b5d
AM		 3282020-03-22 Alan Modra <amodra@gmail.com>
329
330 * testsuite/gas/s12z/truncated.d: Update expected output.
331
0d832e7f
SB		 3322020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
333
334 PR 25690
335 * config/tc-z80.c (md_pseudo_table): Add xdef anf xref pseudo ops.
336 * doc/c-z80.texi: Update documentation.
337
327ef784
NC		 3382020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
339
340 PR 25641
341 PR 25668
342 PR 25633
343 Fix disassembling ED+A4/AC/B4/BC opcodes.
344 Fix assembling lines containing colonless label and instruction
345 with first operand inside parentheses.
346 Fix registration of unsupported by target CPU registers.
347 * config/tc-z80.c: See above.
348 * config/tc-z80.h: See above.
349 * testsuite/gas/z80/colonless.d: Update test.
350 * testsuite/gas/z80/colonless.s: Likewise.
351 * testsuite/gas/z80/ez80_adl_all.d: Likewise.
352 * testsuite/gas/z80/ez80_unsup_regs.d: Likewise.
353 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
354 * testsuite/gas/z80/gbz80_unsup_regs.d: Likewise.
355 * testsuite/gas/z80/r800_unsup_regs.d: Likewise.
356 * testsuite/gas/z80/unsup_regs.s: Likewise.
357 * testsuite/gas/z80/z180_unsup_regs.d: Likewise.
358 * testsuite/gas/z80/z80.exp: Likewise.
359 * testsuite/gas/z80/z80_strict_unsup_regs.d: Likewise.
360 * testsuite/gas/z80/z80_unsup_regs.d: Likewise.
361 * testsuite/gas/z80/z80n_unsup_regs.d: Likewise.
362
66d1f7cc
AV		 3632020-03-13 Andre Vieira <andre.simoesdiasvieira@arm.com>
364
365 PR 25660
366 * config/tc-arm.c (operand_parse_code): Add OP_RNSDMQR and OP_oRNSDMQ.
367 (parse_operands): Handle new operand codes.
368 (do_neon_dyadic_long): Make shape check accept the scalar variants.
369 (asm_opcode_insns): Fix operand codes for vaddl and vsubl.
370 * testsuite/gas/arm/mve-vaddsub-it.s: New test.
371 * testsuite/gas/arm/mve-vaddsub-it.d: New test.
372 * testsuite/gas/arm/mve-vaddsub-it-bad.s: New test.
373 * testsuite/gas/arm/mve-vaddsub-it-bad.l: New test.
374 * testsuite/gas/arm/mve-vaddsub-it-bad.d: New test.
375 * testsuite/gas/arm/nomve-vaddsub-it.d: New test.
376
9e8f1c90
L		 3772020-03-11 H.J. Lu <hongjiu.lu@intel.com>
378
379 * NEWS: Mention x86 assembler options for CVE-2020-0551.
380
97b4a8f7
L		 3812020-03-11 H.J. Lu <hongjiu.lu@intel.com>
382
383 * testsuite/gas/i386/i386.exp: Run new tests.
384 * testsuite/gas/i386/lfence-byte.d: New file.
385 * testsuite/gas/i386/lfence-byte.e: Likewise.
386 * testsuite/gas/i386/lfence-byte.s: Likewise.
387 * testsuite/gas/i386/lfence-indbr-a.d: Likewise.
388 * testsuite/gas/i386/lfence-indbr-b.d: Likewise.
389 * testsuite/gas/i386/lfence-indbr-c.d: Likewise.
390 * testsuite/gas/i386/lfence-indbr.e: Likewise.
391 * testsuite/gas/i386/lfence-indbr.s: Likewise.
392 * testsuite/gas/i386/lfence-load.d: Likewise.
393 * testsuite/gas/i386/lfence-load.s: Likewise.
394 * testsuite/gas/i386/lfence-ret-a.d: Likewise.
395 * testsuite/gas/i386/lfence-ret-b.d: Likewise.
396 * testsuite/gas/i386/lfence-ret.s: Likewise.
397 * testsuite/gas/i386/x86-64-lfence-byte.d: Likewise.
398 * testsuite/gas/i386/x86-64-lfence-byte.e: Likewise.
399 * testsuite/gas/i386/x86-64-lfence-byte.s: Likewise.
400 * testsuite/gas/i386/x86-64-lfence-indbr-a.d: Likewise.
401 * testsuite/gas/i386/x86-64-lfence-indbr-b.d: Likewise.
402 * testsuite/gas/i386/x86-64-lfence-indbr-c.d: Likewise.
403 * testsuite/gas/i386/x86-64-lfence-indbr.e: Likewise.
404 * testsuite/gas/i386/x86-64-lfence-indbr.s: Likewise.
405 * testsuite/gas/i386/x86-64-lfence-load.d: Likewise.
406 * testsuite/gas/i386/x86-64-lfence-load.s: Likewise.
407 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Likewise.
408 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Likewise.
409
ae531041
L		 4102020-03-11 H.J. Lu <hongjiu.lu@intel.com>
411
412 * config/tc-i386.c (lfence_after_load): New.
413 (lfence_before_indirect_branch_kind): New.
414 (lfence_before_indirect_branch): New.
415 (lfence_before_ret_kind): New.
416 (lfence_before_ret): New.
417 (last_insn): New.
418 (load_insn_p): New.
419 (insert_lfence_after): New.
420 (insert_lfence_before): New.
421 (md_assemble): Call insert_lfence_before and insert_lfence_after.
422 Set last_insn.
423 (OPTION_MLFENCE_AFTER_LOAD): New.
424 (OPTION_MLFENCE_BEFORE_INDIRECT_BRANCH): New.
425 (OPTION_MLFENCE_BEFORE_RET): New.
426 (md_longopts): Add -mlfence-after-load=,
427 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
428 (md_parse_option): Handle -mlfence-after-load=,
429 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
430 (md_show_usage): Display -mlfence-after-load=,
431 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
432 (i386_cons_align): New.
433 * config/tc-i386.h (i386_cons_align): New.
434 (md_cons_align): New.
435 * doc/c-i386.texi: Document -mlfence-after-load=,
436 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
437
5496f3c6
NC		 4382020-03-11 Nick Clifton <nickc@redhat.com>
439
440 PR 25611
441 PR 25614
442 * dwarf2dbg.c (DWARF2_FILE_TIME_NAME): Default to -1.
443 (DWARF2_FILE_SIZE_NAME): Default to -1.
444 (DWARF2_LINE_VERSION): Default to the current dwarf level or 3,
445 whichever is higher.
446 (DWARF2_LINE_MAX_OPS_PER_INSN): Provide a default value of 1.
447 (NUM_MD5_BYTES): Define.
448 (struct file entry): Add md5 field.
449 (get_filenum): Delete and replace with...
450 (get_basename): New function.
451 (get_directory_table_entry): New function.
452 (allocate_filenum): New function.
453 (allocate_filename_to_slot): New function.
454 (dwarf2_where): Use new functions.
455 (dwarf2_directive_filename): Add support for extended .file
456 pseudo-op.
457 (dwarf2_directive_loc): Allow the use of file number zero with
458 DWARF 5 or higher.
459 (out_file_list): Rename to...
460 (out_dir_and_file_list): Add DWARF 5 support.
461 (out_debug_line): Emit extra values into the section header for
462 DWARF 5.
463 (out_debug_str): Allow for file 0 to be used with DWARF 5.
464 * doc/as.texi (.file): Update the description of this pseudo-op.
465 * testsuite/gas/elf-dwarf-5-file0.s: Add more lines.
466 * testsuite/gas/elf-dwarf-5-file0.d: Update expected dump output.
467 * testsuite/gas/lns/lns-diag-1.l: Update expected error message.
468 * NEWS: Mention the new feature.
469
a6a1f5e0
AM		 4702020-03-10 Alan Modra <amodra@gmail.com>
471
472 * config/tc-csky.c (get_operand_value): Rewrite 1 << 31 expressions
473 to avoid signed overflow.
474 * config/tc-mcore.c (md_assemble): Likewise.
475 * config/tc-mips.c (gpr_read_mask, gpr_write_mask): Likewise.
476 * config/tc-nds32.c (SET_ADDEND): Likewise.
477 * config/tc-nios2.c (nios2_assemble_arg_R): Likewise.
478
3fabc179
JB		 4792020-03-09 Jan Beulich <jbeulich@suse.com>
480
481 * testsuite/gas/i386/avx.s: Add long-form VCMP[PS][SD] pseudos.
482 * testsuite/gas/i386/avx.d, testsuite/gas/i386/avx-16bit.d,
483 testsuite/gas/i386/avx-intel.d: Adjust expectations.
484
190e5fc8
AM		 4852020-03-07 Alan Modra <amodra@gmail.com>
486
487 * testsuite/gas/elf/dwarf-5-file0.s: Don't start directives in
488 first column.
489
84d9ab33
NC		 4902020-03-06 Nick Clifton <nickc@redhat.com>
491
492 PR 25614
493 * dwarf2dbg.c (dwarf2_directive_filename): Allow a file number of
494 0 if the dwarf_level is 5 or more. Complain if a filename follows
495 a file 0.
496 * testsuite/gas/elf/dwarf-5-file0.s: New test.
497 * testsuite/gas/elf/dwarf-5-file0.d: New test driver.
498 * testsuite/gas/elf/elf.exp: Run the new test.
499
500 PR 25612
501 * config/tc-ia64.h (DWARF2_VERISION): Fix typo.
502 * doc/as.texi: Fix another typo.
503
31bf1864
NC		 5042020-03-06 Nick Clifton <nickc@redhat.com>
505
506 PR 25612
507 * as.c (dwarf_level): Define.
508 (show_usage): Add --gdwarf-3, --gdwarf-4 and --gdwarf-5.
509 (parse_args): Add support for the new options.
510 as.h (dwarf_level): Prototype.
511 * dwarf2dbg.c (DWARF2_VERSION): Use dwarf_level as default version
512 value.
513 * config/tc-ia64.h (DWARF2_VERISION): Update definition.
514 (DWARF2_LINE_VERSION): Remove definition.
515 * doc/as.texi: Document the new options.
516
3c968de5
NC		 5172020-03-06 Nick Clifton <nickc@redhat.com>
518
519 PR 25572
520 * as.c (main): Allow matching input and outputs when they are
521 not regular files.
522
bc49bfd8
JB		 5232020-03-06 Jan Beulich <jbeulich@suse.com>
524
525 * config/tc-i386.c (match_mem_size): Generalize broadcast special
526 casing.
527 (check_VecOperands): Zap xmmword/ymmword/zmmword when more than
528 one of byte/word/dword/qword is set alongside a SIMD register in
529 a template's operand.
530
4873e243
JB		 5312020-03-06 Jan Beulich <jbeulich@suse.com>
532
533 * config/tc-i386.c (match_template): Extend code in logic
534 rejecting certain suffixes in certain modes to also cover mask
535 register use and VecSIB. Drop special casing of broadcast. Skip
536 immediates in the check.
537
e365e234
JB		 5382020-03-06 Jan Beulich <jbeulich@suse.com>
539
540 * config/tc-i386.c (match_template): Fold duplicate code in
541 logic rejecting certain suffixes in certain modes. Drop
542 pointless "else".
543
4ed21b58
JB		 5442020-03-06 Jan Beulich <jbeulich@suse.com>
545
546 * config/tc-i386.c (process_suffix): Exlucde !vexw insns
547 alongside !norex64 ones.
548 * testsuite/gas/i386/x86-64-avx512bw.s: Test VPEXTR* and VPINSR*
549 with both 32- and 64-bit GPR operands.
550 * testsuite/gas/i386/x86-64-avx512f.s: Test VEXTRACTPS with both
551 32- and 64-bit GPR operands.
552 * testsuite/gas/i386/x86-64-avx512bw-intel.d,
553 testsuite/gas/i386/x86-64-avx512bw.d,
554 testsuite/gas/i386/x86-64-avx512f-intel.d,
555 testsuite/gas/i386/x86-64-avx512f.d: Adjust expectations.
556
643bb870
JB		 5572020-03-06 Jan Beulich <jbeulich@suse.com>
558
559 * config/tc-i386.c (md_assemble): Drop use of rex64.
560 (process_suffix): For REX.W for 64-bit CRC32.
561
a23b33b3
JB		 5622020-03-06 Jan Beulich <jbeulich@suse.com>
563
564 * config/tc-i386.c (i386_addressing_mode): For 32-bit
565 addressing for MPX insns without base/index.
566 * testsuite/gas/i386/mpx-16bit.s,
567 * testsuite/gas/i386/mpx-16bit.d: New.
568 * testsuite/gas/i386/i386.exp: Run new test.
569
a0497384
JB		 5702020-03-06 Jan Beulich <jbeulich@suse.com>
571
572 * testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,
573 testsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,
574 testsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,
575 testsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,
576 * testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases
577 as well as a BSWAP one.
578 * testsuite/gas/i386/rdpid.s: Add 16-bit case.
579 * testsuite/gas/i386/sse2-16bit.s: Cover more insns.
580 * testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,
581 testsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,
582 testsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,
583 testsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,
584 testsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,
585 testsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,
586 testsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,
587 testsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,
588 testsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,
589 testsuite/gas/i386/vmx.d: Adjust expectations.
590
b630c145
JB		 5912020-03-06 Jan Beulich <jbeulich@suse.com>
592
593 * config/tc-i386.c (md_assemble): Also exclude tpause and umwait
594 from having their operands swapped.
595 * testsuite/gas/i386/waitpkg.s,
596 testsuite/gas/i386/x86-64-waitpkg.s: Add tpause and umwait
597 3-operand cases as well as testing of 16-bit code generation.
598 * testsuite/gas/i386/waitpkg.d,
599 testsuite/gas/i386/waitpkg-intel.d,
600 testsuite/gas/i386/x86-64-waitpkg.d,
601 testsuite/gas/i386/x86-64-waitpkg-intel.d: Adjust expectations.
602
de48783e
NC		 6032020-03-04 Nelson Chu <nelson.chu@sifive.com>
604
dee35d02
NC		 605 * config/tc-riscv.c (percent_op_utype): Support the modifier
606 %got_pcrel_hi.
607 * doc/c-riscv.texi: Add documentation.
608 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
609 modifier %got_pcrel_hi.
610 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
611 * testsuite/gas/riscv/relax-reloc.d: Likewise.
612 * testsuite/gas/riscv/relax-reloc.s: Likewise.
613
de48783e
NC		 614 * doc/c-riscv.texi (relocation modifiers): Add documentation.
615 (RISC-V-Formats): Update the section name from "Instruction Formats"
616 to "RISC-V Instruction Formats".
617
749479c8
AO		 6182020-03-04 Alexandre Oliva <oliva@adacore.com>
619
620 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
621 detected in a section which does not have at least 4 byte
622 alignment.
623 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
624 * testsuite/gas/arm/ldr-t.s: Likewise.
625 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
626 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
627 disassembly, ignoring any NOPs that may have been inserted because
628 of section alignment.
629 * testsuite/gas/arm/ldr-t.d: Likewise.
630
a847e322
JB		 6312020-03-04 Jan Beulich <jbeulich@suse.com>
632
633 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
634 * doc/c-i386.texi: Mention sev_es.
635 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
636 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
637 expectations.
638 * testsuite/gas/i386/arch-13-znver1.d,
639 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
640
3cd7f3e3
L		 6412020-03-03 H.J. Lu <hongjiu.lu@intel.com>
642
643 * config/tc-i386.c (match_template): Replace ignoresize and
644 defaultsize with mnemonicsize.
645 (process_suffix): Likewise.
646
b8ba1385
SB		 6472020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
648
649 PR 25627
650 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
651 instruction LD IY,(HL).
652 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
653 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
654 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
655 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
656
10d97a0f
L		 6572020-03-03 H.J. Lu <hongjiu.lu@intel.com>
658
659 PR gas/25622
660 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
661 x86-64-default-suffix-avx.
662 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
663 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
664 * testsuite/gas/i386/noreg64.d: Updated.
665 * testsuite/gas/i386/noreg64.l: Likewise.
666 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
667 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
668 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
669
8326546e
SB		 6702020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
671
672 PR 25604
673 * config/tc-z80.c (contains_register): Prevent an illegal memory
674 access when checking an expression for a register name.
675
e3e896e6
AM		 6762020-03-03 Alan Modra <amodra@gmail.com>
677
678 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
679 support.
680
a4dd6c97
AM		 6812020-03-02 Alan Modra <amodra@gmail.com>
682
683 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
684 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
685 and .sbss sections.
686 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
687 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
688 (s3_s_score_lcomm): Likewise.
689 * config/tc-score7.c: Similarly.
690 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
691
dec7b24b
YS		 6922020-02-28 YunQiang Su <syq@debian.org>
693
694 PR gas/25539
695 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
696 to handle multi-labels.
697 (has_label_name): New.
698
cceb53b8
MM		 6992020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
700
701 * config/tc-arm.c (enum pred_instruction_type): Remove
702 NEUTRAL_IT_NO_VPT_INSN predication type.
703 (cxn_handle_predication): Modify to require condition suffixes.
704 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
705 * testsuite/gas/arm/cde-scalar.s: Update test.
706 * testsuite/gas/arm/cde-warnings.l: Update test.
707 * testsuite/gas/arm/cde-warnings.s: Update test.
708
da3ec71f
AM		 7092020-02-26 Alan Modra <amodra@gmail.com>
710
711 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
712 N_() on empty string.
713
42135cad
AM		 7142020-02-26 Alan Modra <amodra@gmail.com>
715
716 * read.c (read_a_source_file): Call strncpy with length one
717 less than size of original_case_string.
718
dc1e8a47
AM		 7192020-02-26 Alan Modra <amodra@gmail.com>
720
721 * config/obj-elf.c: Indent labels correctly.
722 * config/obj-macho.c: Likewise.
723 * config/tc-aarch64.c: Likewise.
724 * config/tc-alpha.c: Likewise.
725 * config/tc-arm.c: Likewise.
726 * config/tc-cr16.c: Likewise.
727 * config/tc-crx.c: Likewise.
728 * config/tc-frv.c: Likewise.
729 * config/tc-i386-intel.c: Likewise.
730 * config/tc-i386.c: Likewise.
731 * config/tc-ia64.c: Likewise.
732 * config/tc-mn10200.c: Likewise.
733 * config/tc-mn10300.c: Likewise.
734 * config/tc-nds32.c: Likewise.
735 * config/tc-riscv.c: Likewise.
736 * config/tc-s12z.c: Likewise.
737 * config/tc-xtensa.c: Likewise.
738 * config/tc-z80.c: Likewise.
739 * read.c: Likewise.
740 * symbols.c: Likewise.
741 * write.c: Likewise.
742
bd0cf5a6
NC		 7432020-02-20 Nelson Chu <nelson.chu@sifive.com>
744
54b2aec1
NC		 745 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
746 we are assembling instruction with CSR. Call riscv_csr_read_only_check
747 after parsing all arguments.
748 (enum csr_insn_type): New enum is used to classify the CSR instruction.
749 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
750 are used to check if we write a read-only CSR by the CSR instruction.
751 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
752 all CSR for the read-only CSR checking.
753 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
754 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
755 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
756 all CSR instructions for the read-only CSR checking.
757 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
758 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
759
2ca89224
NC		 760 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
761 (riscv_opts): Initialize it.
762 (reg_lookup_internal): Check the `riscv_opts.csr_check`
763 before doing the CSR checking.
764 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
765 (md_longopts): Add mcsr-check and mno-csr-check.
766 (md_parse_option): Handle new enum option values.
767 (s_riscv_option): Handle new long options.
768 * doc/c-riscv.texi: Add description for the new .option and assembler
769 options.
770 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
771 the CSR checking.
772 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
773
bd0cf5a6
NC		 774 * config/tc-riscv.c (csr_extra_hash): New.
775 (enum riscv_csr_class): New enum. Used to decide
776 whether or not this CSR is legal in the current ISA string.
777 (struct riscv_csr_extra): New structure to hold all extra information
778 of CSR.
779 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
780 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
781 Call hash_reg_name to insert CSR address into reg_names_hash.
782 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
783 Decide whether the CSR is valid according to the csr_extra_hash.
784 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
785 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
786 not a boolean. This is same as riscv_init_csr_hash, so keep the
787 consistent usage.
788 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
789 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
790 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
791 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
792 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
793 f-ext CSR are not allowed.
794 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
795 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
796 source file is `priv-reg.s`, and the ISA is rv64if, so the
797 rv32-only CSR are not allowed.
798 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
799
10a95fcc
AM		 8002020-02-21 Alan Modra <amodra@gmail.com>
801
802 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
803 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
804
dda2980f
AM		 8052020-02-21 Alan Modra <amodra@gmail.com>
806
807 PR 25569
808 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
809 on section size adjustment, instead perform another write if
810 exec header size is larger than section size.
811
bd3380bc
NC		 8122020-02-19 Nelson Chu <nelson.chu@sifive.com>
813
814 * doc/c-riscv.texi: Add the doc entries for -march-attr/
815 -mno-arch-attr command line options.
816
fa164239
JW		 8172020-02-19 Nelson Chu <nelson.chu@sifive.com>
818
819 * testsuite/gas/riscv/c-add-addi.d: New testcase.
820 * testsuite/gas/riscv/c-add-addi.s: Likewise.
821
fcaaac0a
SB		 8222020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
823
824 PR 25576
825 * config/tc-z80.c (md_parse_option): Do not use an underscore
826 prefix for local labels in SDCC compatability mode.
827 (z80_start_line_hook): Remove SDCC dollar label support.
828 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
829 * testsuite/gas/z80/sdcc.s: Likewise.
830
8312020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
832
833 PR 25517
834 * config/tc-z80.c: Add -march option.
835 * doc/as.texi: Update Z80 documentation.
836 * doc/c-z80.texi: Likewise.
837 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
838 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
839 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
840 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
841 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
842 * testsuite/gas/z80/gbz80_all.d: Likewise.
843 * testsuite/gas/z80/r800_extra.d: Likewise.
844 * testsuite/gas/z80/r800_ii8.d: Likewise.
845 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
846 * testsuite/gas/z80/sdcc.d: Likewise.
847 * testsuite/gas/z80/z180.d: Likewise.
848 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
849 * testsuite/gas/z80/z80_doc.d: Likewise.
850 * testsuite/gas/z80/z80_ii8.d: Likewise.
851 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
852 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
853 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
854 * testsuite/gas/z80/z80_sli.d: Likewise.
855 * testsuite/gas/z80/z80n_all.d: Likewise.
856 * testsuite/gas/z80/z80n_reloc.d: Likewise.
857
a7e12755
L		 8582020-02-19 H.J. Lu <hongjiu.lu@intel.com>
859
860 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
861 with GNU_PROPERTY_X86_FEATURE_2_MMX.
862 * testsuite/gas/i386/i386.exp: Run property-3 and
863 x86-64-property-3.
864 * testsuite/gas/i386/property-3.d: New file.
865 * testsuite/gas/i386/property-3.s: Likewise.
866 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
867
272a84b1
L		 8682020-02-17 H.J. Lu <hongjiu.lu@intel.com>
869
870 * config/tc-i386.c (cpu_arch): Add .popcnt.
871 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
872 Add a tab before @samp{.sse4a}.
873
c8f8eebc
JB		 8742020-02-17 Jan Beulich <jbeulich@suse.com>
875
876 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
877 for AddrPrefixOpReg templates. Combine the two pieces of
878 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
879 mode.
880
eedb0f2c
JB		 8812020-02-17 Jan Beulich <jbeulich@suse.com>
882
883 PR gas/14439
884 * config/tc-i386.c (md_assemble): Also suppress operand
885 swapping for MONITOR{,X} and MWAIT{,X}.
886 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
887 Add Intel syntax monitor/mwait tests.
888 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
889 Adjust expectations.
890 *testsuite/gas/i386/sse3-intel.d,
891 testsuite/gas/i386/x86-64-sse3-intel.d: New.
892 * testsuite/gas/i386/i386.exp: Run new tests.
893
b9915cbc
JB		 8942020-02-17 Jan Beulich <jbeulich@suse.com>
895
896 PR gas/6518
897 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
898 [XYZ]MMWord memory operand ambiguity recognition logic (largely
899 re-indentation).
900 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
901 cases.
902 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
903 * testsuite/gas/i386/avx512dq-inval.l,
904 testsuite/gas/i386/inval-avx.l,
905 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
906 * testsuite/gas/i386/avx512vl-ambig.s,
907 testsuite/gas/i386/avx512vl-ambig.l: New.
908 * testsuite/gas/i386/i386.exp: Run new test.
909
af5c13b0
L		 9102020-02-16 H.J. Lu <hongjiu.lu@intel.com>
911
912 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
913 nosse4.
914 * doc/c-i386.texi: Document sse4a and nosse4a.
915
07d98387
L		 9162020-02-14 H.J. Lu <hongjiu.lu@intel.com>
917
918 * doc/c-i386.texi: Remove the old movsx and movzx documentation
919 for AT&T syntax.
920
65fca059
JB		 9212020-02-14 Jan Beulich <jbeulich@suse.com>
922
923 PR gas/25438
924 * config/tc-i386.c (md_assemble): Move movsx/movzx special
925 casing ...
926 (process_suffix): ... here. Consider just the first operand
927 initially.
928 (check_long_reg): Drop opcode 0x63 special case again.
929 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
930 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
931 Move ambiguous operand size tests ...
932 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
933 testsuite/gas/i386/noreg64.s: ... here.
934 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
935 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
936 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
937 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
938 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
939 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
940 testsuite/gas/i386/x86-64-movsxd.d,
941 testsuite/gas/i386/x86-64-movsxd-intel.d,
942 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
943 Adjust expectations.
944 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
945 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
946 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
947 * testsuite/gas/i386/i386.exp: Run new tests.
948
b6773884
JB		 9492020-02-14 Jan Beulich <jbeulich@suse.com>
950
951 * config/tc-i386.c (process_operands): Also skip segment
952 override prefix emission if it matches an already present one.
953 * testsuite/gas/i386/prefix32.s: Add double segment override
954 cases.
955 * testsuite/gas/i386/prefix32.l: Adjust expectations.
956
92334ad2
JB		 9572020-02-14 Jan Beulich <jbeulich@suse.com>
958
959 * config/tc-i386.c (process_operands): Drop ineffectual segment
960 overrides when optimizing.
961 * testsuite/gas/i386/lea-optimize.d: New.
962 * testsuite/gas/i386/i386.exp: Run new test.
963
9642020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB		 965
966 * config/tc-i386.c (process_operands): Also check insn prefix
967 for ineffectual segment override warning. Don't cover possible
968 VEX/EVEX encoded insns there.
969 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
970 testsuite/gas/i386/lea.e: New.
971 * testsuite/gas/i386/i386.exp: Run new test.
972
0e6724de
L		 9732020-02-14 H.J. Lu <hongjiu.lu@intel.com>
974
975 PR gas/25438
976 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
977 syntax.
978
292676c1
L		 9792020-02-13 Fangrui Song <maskray@google.com>
980 H.J. Lu <hongjiu.lu@intel.com>
981
982 PR gas/25551
983 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
984 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
985 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
986 * testsuite/gas/i386/relax-5.d: New file.
987 * testsuite/gas/i386/relax-5.s: Likewise.
988 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
989 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
990
7deea9aa
JB		 9912020-02-13 Jan Beulich <jbeulich@suse.com>
992
993 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
994 "nosse4" entry.
995
6c0946d0
JB		 9962020-02-12 Jan Beulich <jbeulich@suse.com>
997
998 * config/tc-i386.c (avx512): New (at file scope), moved from
999 (check_VecOperands): ... here.
1000 (process_suffix): Add [XYZ]MMword operand size handling.
1001 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
1002 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
1003 tests.
1004 * testsuite/gas/i386/avx512dq-inval.l,
1005 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
1006
5990e377
JB		 10072020-02-12 Jan Beulich <jbeulich@suse.com>
1008
1009 PR gas/24546
1010 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
1011 code only.
1012 * config/tc-i386-intel.c (i386_intel_operand): Also handle
1013 CALL/JMP in O_tbyte_ptr case.
1014 * doc/c-i386.texi: Mention far call and full pointer load ISA
1015 differences.
1016 * testsuite/gas/i386/x86-64-branch-3.s,
1017 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
1018 * testsuite/gas/i386/x86-64-branch-3.d,
1019 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
1020 * testsuite/gas/i386/x86-64-branch-5.l,
1021 testsuite/gas/i386/x86-64-branch-5.s: New.
1022 * testsuite/gas/i386/i386.exp: Run new test.
1023
9706160a
JB		 10242020-02-12 Jan Beulich <jbeulich@suse.com>
1025
1026 PR gas/25438
1027 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
1028 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
1029 64-bit-only warning.
1030 (check_word_reg): Consistently error on mismatching register
1031 size and suffix.
1032 * testsuite/gas/i386/general.s: Replace dword GPR with word one
1033 for movw. Replace suffix / GPR for orb.
1034 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
1035 byte GPRs as well as ones for inb/outb with a word accumulator.
1036 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
1037 testsuite/gas/i386/inval.l: Adjust expectations.
1038
5de4d9ef
JB		 10392020-02-12 Jan Beulich <jbeulich@suse.com>
1040
1041 * config/tc-i386.c (operand_type_register_match): Also fall
1042 through initial two if()-s when the template allows for a GPR
1043 operand. Adjust comment.
1044
50128d0c
JB		 10452020-02-11 Jan Beulich <jbeulich@suse.com>
1046
1047 (struct _i386_insn): New field "short_form".
1048 (optimize_encoding): Drop setting of shortform field.
1049 (process_suffix): Set i.short_form. Replace shortform use.
1050 (process_operands): Replace shortform use.
1051
1ed818b4
MM		 10522020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
1053
1054 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
1055 loop initial declaration.
1056
5aae9ae9
MM		 10572020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
1058
1059 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
1060 instructions that can have 5 arguments.
1061 (enum operand_parse_code): Add new operands.
1062 (parse_operands): Account for new operands.
1063 (S5): New macro.
1064 (enum neon_shape_el): Introduce P suffixes for coprocessor.
1065 (neon_select_shape): Account for P suffix.
1066 (LOW1): Move macro to global position.
1067 (HI4): Move macro to global position.
1068 (vcx_assign_vec_d): New.
1069 (vcx_assign_vec_m): New.
1070 (vcx_assign_vec_n): New.
1071 (enum vcx_reg_type): New.
1072 (vcx_get_reg_type): New.
1073 (vcx_size_pos): New.
1074 (vcx_vec_pos): New.
1075 (vcx_handle_shape): New.
1076 (vcx_ensure_register_in_range): New.
1077 (vcx_handle_register_arguments): New.
1078 (vcx_handle_insn_block): New.
1079 (vcx_handle_common_checks): New.
1080 (do_vcx1): New.
1081 (do_vcx2): New.
1082 (do_vcx3): New.
1083 * testsuite/gas/arm/cde-missing-fp.d: New test.
1084 * testsuite/gas/arm/cde-missing-fp.l: New test.
1085 * testsuite/gas/arm/cde-missing-mve.d: New test.
1086 * testsuite/gas/arm/cde-missing-mve.l: New test.
1087 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
1088 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
1089 * testsuite/gas/arm/cde-mve.s: New test.
1090 * testsuite/gas/arm/cde-warnings.l:
1091 * testsuite/gas/arm/cde-warnings.s:
1092 * testsuite/gas/arm/cde.d:
1093 * testsuite/gas/arm/cde.s:
1094
4934a27c
MM		 10952020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
1096 Matthew Malcomson <matthew.malcomson@arm.com>
1097
1098 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
1099 CDE coprocessor that can be enabled.
1100 (enum pred_instruction_type): New pred type.
1101 (BAD_NO_VPT): New error message.
1102 (BAD_CDE): New error message.
1103 (BAD_CDE_COPROC): New error message.
1104 (enum operand_parse_code): Add new immediate operands.
1105 (parse_operands): Account for new immediate operands.
1106 (check_cde_operand): New.
1107 (cde_coproc_enabled): New.
1108 (cde_coproc_pos): New.
1109 (cde_handle_coproc): New.
1110 (cxn_handle_predication): New.
1111 (do_custom_instruction_1): New.
1112 (do_custom_instruction_2): New.
1113 (do_custom_instruction_3): New.
1114 (do_cx1): New.
1115 (do_cx1a): New.
1116 (do_cx1d): New.
1117 (do_cx1da): New.
1118 (do_cx2): New.
1119 (do_cx2a): New.
1120 (do_cx2d): New.
1121 (do_cx2da): New.
1122 (do_cx3): New.
1123 (do_cx3a): New.
1124 (do_cx3d): New.
1125 (do_cx3da): New.
1126 (handle_pred_state): Define new IT block behaviour.
1127 (insns): Add newn CX*{,d}{,a} instructions.
1128 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
1129 Define new cdecp extension strings.
1130 * doc/c-arm.texi: Document new cdecp extension arguments.
1131 * testsuite/gas/arm/cde-scalar.d: New test.
1132 * testsuite/gas/arm/cde-scalar.s: New test.
1133 * testsuite/gas/arm/cde-warnings.d: New test.
1134 * testsuite/gas/arm/cde-warnings.l: New test.
1135 * testsuite/gas/arm/cde-warnings.s: New test.
1136 * testsuite/gas/arm/cde.d: New test.
1137 * testsuite/gas/arm/cde.s: New test.
1138
4b5aaf5f
L		 11392020-02-10 H.J. Lu <hongjiu.lu@intel.com>
1140
1141 PR gas/25516
1142 * config/tc-i386.c (intel64): Renamed to ...
1143 (isa64): This.
1144 (match_template): Accept Intel64 only instruction by default.
1145 (i386_displacement): Updated.
1146 (md_parse_option): Updated.
1147 * c-i386.texi: Update -mamd64/-mintel64 documentation.
1148 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
1149 -mamd64 to x86-64-sysenter-amd.
1150 * testsuite/gas/i386/x86-64-sysenter.d: New file.
1151
33176d91
AM		 11522020-02-10 Alan Modra <amodra@gmail.com>
1153
1154 * config/obj-elf.c (obj_elf_change_section): Error for section
1155 type, attr or entsize changes in assembly.
1156 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
1157 * testsuite/gas/elf/section5.l: Update.
1158
82194874
AM		 11592020-02-10 Alan Modra <amodra@gmail.com>
1160
1161 * output-file.c (output_file_close): Do a normal close when
1162 flag_always_generate_output.
1163 * write.c (write_object_file): Don't stop output when
1164 flag_always_generate_output.
1165
9fc0b501
SB		 11662020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
1167
1168 PR 25469
1169 * config/tc-z80.c: Add -gbz80 command line option to generate code
1170 for the GameBoy Z80. Add support for generating DWARF.
1171 * config/tc-z80.h: Add support for DWARF debug information
1172 generation.
1173 * doc/c-z80.texi: Document new command line option.
1174 * testsuite/gas/z80/gbz80_all.d: New file.
1175 * testsuite/gas/z80/gbz80_all.s: New file.
1176 * testsuite/gas/z80/z80.exp: Run the new tests.
1177 * testsuite/gas/z80/z80n_all.d: New file.
1178 * testsuite/gas/z80/z80n_all.s: New file.
1179 * testsuite/gas/z80/z80n_reloc.d: New file.
1180
b7d07216
L		 11812020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1182
1183 PR gas/25381
1184 * config/obj-elf.c (get_section): Also check
1185 linked_to_symbol_name.
1186 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
1187 (obj_elf_parse_section_letters): Handle the 'o' flag.
1188 (build_group_lists): Renamed to ...
1189 (build_additional_section_info): This. Set elf_linked_to_section
1190 from map_head.linked_to_symbol_name.
1191 (elf_adjust_symtab): Updated.
1192 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
1193 * doc/as.texi: Document the 'o' flag.
1194 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
1195 * testsuite/gas/elf/section18.d: New file.
1196 * testsuite/gas/elf/section18.s: Likewise.
1197 * testsuite/gas/elf/section19.d: Likewise.
1198 * testsuite/gas/elf/section19.s: Likewise.
1199 * testsuite/gas/elf/section20.d: Likewise.
1200 * testsuite/gas/elf/section20.s: Likewise.
1201 * testsuite/gas/elf/section21.d: Likewise.
1202 * testsuite/gas/elf/section21.l: Likewise.
1203 * testsuite/gas/elf/section21.s: Likewise.
1204
5eb617a7
L		 12052020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1206
1207 * NEWS: Mention x86 assembler options to align branches for
1208 binutils 2.34.
1209
986ac314
L		 12102020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1211
1212 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
1213 only for ELF targets.
1214 * testsuite/gas/i386/unique.d: Don't xfail.
1215 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1216
19234a6d
AM		 12172020-02-06 Alan Modra <amodra@gmail.com>
1218
1219 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
1220 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1221
02e0be69
AM		 12222020-02-06 Alan Modra <amodra@gmail.com>
1223
1224 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
1225 xfail, and rename test.
1226 * testsuite/gas/elf/section12b.d: Likewise.
1227 * testsuite/gas/elf/section16a.d: Likewise.
1228 * testsuite/gas/elf/section16b.d: Likewise.
1229
a8c4d40b
L		 12302020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1231
1232 PR gas/25380
1233 * config/obj-elf.c (section_match): Removed.
1234 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
1235 section_id.
1236 (obj_elf_change_section): Replace info and group_name arguments
1237 with match_p. Also update the section ID and flags from match_p.
1238 (obj_elf_section): Handle "unique,N". Update call to
1239 obj_elf_change_section.
1240 * config/obj-elf.h (elf_section_match): New.
1241 (obj_elf_change_section): Updated.
1242 * config/tc-arm.c (start_unwind_section): Update call to
1243 obj_elf_change_section.
1244 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
1245 * config/tc-microblaze.c (microblaze_s_data): Likewise.
1246 (microblaze_s_sdata): Likewise.
1247 (microblaze_s_rdata): Likewise.
1248 (microblaze_s_bss): Likewise.
1249 * config/tc-mips.c (s_change_section): Likewise.
1250 * config/tc-msp430.c (msp430_profiler): Likewise.
1251 * config/tc-rx.c (parse_rx_section): Likewise.
1252 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
1253 * doc/as.texi: Document "unique,N" in .section directive.
1254 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
1255 * testsuite/gas/elf/section15.d: New file.
1256 * testsuite/gas/elf/section15.s: Likewise.
1257 * testsuite/gas/elf/section16.s: Likewise.
1258 * testsuite/gas/elf/section16a.d: Likewise.
1259 * testsuite/gas/elf/section16b.d: Likewise.
1260 * testsuite/gas/elf/section17.d: Likewise.
1261 * testsuite/gas/elf/section17.l: Likewise.
1262 * testsuite/gas/elf/section17.s: Likewise.
1263 * testsuite/gas/i386/unique.d: Likewise.
1264 * testsuite/gas/i386/unique.s: Likewise.
1265 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1266 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
1267
575d37ae
L		 12682020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1269
1270 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
1271
2384096c
G		 12722020-02-01 Anthony Green <green@moxielogic.com>
1273
1274 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
1275
95441c43
SL		 12762020-01-31 Sandra Loosemore <sandra@codesourcery.com>
1277
1278 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
1279 %tls_ldo.
1280
d465d695
AV		 12812020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
1282
1283 PR gas/25472
1284 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
1285 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
1286 +mve.
1287 * testsuite/gas/arm/mve_dsp.d: New test.
1288
d26cc8a9
NC		 12892020-01-31 Nick Clifton <nickc@redhat.com>
1290
1291 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
1292 rather than BFD_RELOC_NONE.
1293
90e9955a
SP		 12942020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
1295
1296 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
1297 to support VLDMIA instruction for MVE.
1298 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
1299 instruction for MVE.
1300 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
1301 instruction for MVE.
1302 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
1303 instruction for MVE.
1304 * testsuite/gas/arm/mve-ldst.d: New test.
1305 * testsuite/gas/arm/mve-ldst.s: Likewise.
1306
53943f32
NC		 13072020-01-31 Nick Clifton <nickc@redhat.com>
1308
1309 * po/fr.po: Updated French translation.
1310 * po/ru.po: Updated Russian translation.
1311
c3036ed0
RS		 13122020-01-31 Richard Sandiford <richard.sandiford@arm.com>
1313
1314 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
1315 .s for the movprfx.
1316 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
1317 * testsuite/gas/aarch64/sve-movprfx_28.d,
1318 * testsuite/gas/aarch64/sve-movprfx_28.l,
1319 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
1320
2ae4c703
JB		 13212020-01-30 Jan Beulich <jbeulich@suse.com>
1322
1323 * config/tc-i386.c (output_disp): Tighten base_opcode check.
1324 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
1325 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
1326 Adjust expectations.
1327
bd434cc4
JM		 13282020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
1329
1330 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
1331 * testsuite/gas/bpf/alu-be.d: Likewise.
1332 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
1333 * testsuite/gas/bpf/alu32-be.d: Likewise.
1334
aeab2b26
JB		 13352020-01-30 Jan Beulich <jbeulich@suse.com>
1336
1337 * testsuite/gas/i386/x86-64-branch-2.s,
1338 testsuite/gas/i386/x86-64-branch-4.s,
1339 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
1340 * testsuite/gas/i386/ilp32/x86-64-branch.d,
1341 testsuite/gas/i386/x86-64-branch-2.d,
1342 testsuite/gas/i386/x86-64-branch-4.l,
1343 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
1344
873494c8
JB		 13452020-01-30 Jan Beulich <jbeulich@suse.com>
1346
1347 * config/tc-i386.c (process_suffix): .
1348 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
1349 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
1350 Add LRETQ case.
1351 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
1352 suffix.
1353 testsuite/gas/i386/x86_64.s: Add RETF cases.
1354 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
1355 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
1356 testsuite/gas/i386/x86-64-opcode.d,
1357 testsuite/gas/i386/x86-64-suffix-intel.d,
1358 testsuite/gas/i386/x86-64-suffix.d,
1359 testsuite/gas/i386/x86_64-intel.d
1360 testsuite/gas/i386/x86_64.d: Adjust expectations.
1361 * testsuite/gas/i386/x86-64-suffix.e,
1362 testsuite/gas/i386/x86_64.e: New.
1363
62b3f548
JB		 13642020-01-30 Jan Beulich <jbeulich@suse.com>
1365
1366 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
1367 special case.
1368
bc31405e
L		 13692020-01-27 H.J. Lu <hongjiu.lu@intel.com>
1370
1371 PR binutils/25445
1372 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
1373 movsxd.
1374 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
1375 differences. Document movslq and movsxd.
1376 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
1377 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
1378 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
1379 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
1380 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
1381 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
1382 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
1383 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
1384 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
1385 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
1386 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
1387
e3696f67
AM		 13882020-01-27 Alan Modra <amodra@gmail.com>
1389
1390 * testsuite/gas/all/gas.exp: Replace case statements with switch
1391 statements.
1392 * testsuite/gas/elf/elf.exp: Likewise.
1393 * testsuite/gas/macros/macros.exp: Likewise.
1394 * testsuite/lib/gas-defs.exp: Likewise.
1395
7568c93b
TC		 13962020-01-27 Tamar Christina <tamar.christina@arm.com>
1397
1398 PR 25403
1399 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
1400 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
1401
403d1bd9
JW		 14022020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
1403
1404 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
1405 s exts must be known, so rename *ok* to *fail*.
1406 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
1407 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
1408 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
1409 above change.
1410 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
1411 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
1412
be4c5e58
L		 14132020-01-22 H.J. Lu <hongjiu.lu@intel.com>
1414
1415 PR gas/25438
1416 * config/tc-i386.c (check_long_reg): Always disallow double word
1417 suffix in mnemonic with word general register.
1418 * testsuite/gas/i386/general.s: Replace word general register
1419 with double word general register for movl.
1420 * testsuite/gas/i386/inval.s: Add tests for movl with word general
1421 register.
1422 * testsuite/gas/i386/general.l: Updated.
1423 * testsuite/gas/i386/inval.l: Likewise.
1424
9e7028aa
AM		 14252020-01-22 Alan Modra <amodra@gmail.com>
1426
1427 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
1428 __tls_get_addr_desc and __tls_get_addr_opt.
1429
e3ed17f3
JB		 14302020-01-21 Jan Beulich <jbeulich@suse.com>
1431
1432 * testsuite/gas/i386/inval-crc32.s,
1433 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
1434 * testsuite/gas/i386/inval-crc32.l,
1435 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
1436
1a035124
JB		 14372020-01-21 Jan Beulich <jbeulich@suse.com>
1438
1439 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
1440 generic code path. Deal with No_lSuf being set in a template.
1441 * testsuite/gas/i386/inval-crc32.l,
1442 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
1443 instead of error(s) when operand size is ambiguous.
1444 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1445 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
1446 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
1447 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
1448 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
1449 Adjust expectations.
1450
c006a730
JB		 14512020-01-21 Jan Beulich <jbeulich@suse.com>
1452
1453 * config/tc-i386.c (process_suffix): Drop SYSRET special case
1454 and an intel_syntax check. Re-write lack-of-suffix processing
1455 logic.
1456 * doc/c-i386.texi: Document operand size defaults for suffix-
1457 less AT&T syntax insns.
1458 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
1459 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
1460 testsuite/gas/i386/x86-64-avx-scalar.s,
1461 testsuite/gas/i386/x86-64-avx.s,
1462 testsuite/gas/i386/x86-64-bundle.s,
1463 testsuite/gas/i386/x86-64-intel64.s,
1464 testsuite/gas/i386/x86-64-lock-1.s,
1465 testsuite/gas/i386/x86-64-opcode.s,
1466 testsuite/gas/i386/x86-64-sse2avx.s,
1467 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
1468 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
1469 testsuite/gas/i386/x86-64-nops.s,
1470 testsuite/gas/i386/x86-64-ptwrite.s,
1471 testsuite/gas/i386/x86-64-simd.s,
1472 testsuite/gas/i386/x86-64-sse-noavx.s,
1473 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
1474 insns.
1475 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1476 testsuite/gas/i386/noreg64.s: Add further tests.
1477 * testsuite/gas/i386/ilp32/x86-64-nops.d,
1478 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
1479 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
1480 testsuite/gas/i386/sse-noavx.d,
1481 testsuite/gas/i386/x86-64-intel64.d,
1482 testsuite/gas/i386/x86-64-nops.d,
1483 testsuite/gas/i386/x86-64-opcode.d,
1484 testsuite/gas/i386/x86-64-ptwrite-intel.d,
1485 testsuite/gas/i386/x86-64-ptwrite.d,
1486 testsuite/gas/i386/x86-64-simd-intel.d,
1487 testsuite/gas/i386/x86-64-simd-suffix.d,
1488 testsuite/gas/i386/x86-64-simd.d,
1489 testsuite/gas/i386/x86-64-sse-noavx.d
1490 testsuite/gas/i386/x86-64-suffix.d,
1491 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
1492 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
1493 testsuite/gas/i386/noreg64.l: New.
1494 * testsuite/gas/i386/i386.exp: Run new tests.
1495
c906a69a
JB		 14962020-01-21 Jan Beulich <jbeulich@suse.com>
1497
1498 * testsuite/gas/i386/avx512_bf16_vl.s,
1499 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
1500 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
1501 broadcast forms of VCVTNEPS2BF16.
1502 * testsuite/gas/i386/avx512_bf16_vl.d,
1503 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
1504
26916852
NC		 15052020-01-20 Nick Clifton <nickc@redhat.com>
1506
1507 * po/uk.po: Updated Ukranian translation.
1508
14470f07
L		 15092020-01-20 H.J. Lu <hongjiu.lu@intel.com>
1510
1511 PR ld/25416
1512 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
1513 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
1514 x32 object.
1515 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
1516 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
1517 R_X86_64_GOTPC32_TLSDESC relocation.
1518
1b1bb2c6
NC		 15192020-01-18 Nick Clifton <nickc@redhat.com>
1520
1521 * configure: Regenerate.
1522 * po/gas.pot: Regenerate.
1523
ae774686
NC		 15242020-01-18 Nick Clifton <nickc@redhat.com>
1525
1526 Binutils 2.34 branch created.
1527
42e04b36
L		 15282020-01-17 H.J. Lu <hongjiu.lu@intel.com>
1529
1530 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
1531 with vex_encoding_vex.
1532 (parse_insn): Likewise.
1533 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
1534 and {vex3} documentation.
1535 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
1536 {vex}.
1537 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
1538
2da2eaf4
AV		 15392020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1540
1541 PR 25376
1542 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
1543 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
1544 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
1545 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
1546 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
1547 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
1548
45a4bb20
JB		 15492020-01-16 Jan Beulich <jbeulich@suse.com>
1550
1551 * config/tc-i386.c (match_template): Drop found_cpu_match local
1552 variable.
1553
4814632e
JB		 15542020-01-16 Jan Beulich <jbeulich@suse.com>
1555
1556 * testsuite/gas/i386/avx512dq-inval.l,
1557 testsuite/gas/i386/avx512dq-inval.s: New.
1558 * testsuite/gas/i386/i386.exp: Run new test.
1559
131cb553
JL		 15602020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
1561
1562 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
1563 relocations when the target is 430X, except when extracting part of an
1564 expression.
1565 (msp430_srcoperand): Adjust comment.
1566 Initialize the expp member of the msp430_operand_s struct as
1567 appropriate.
1568 (msp430_dstoperand): Likewise.
1569 * testsuite/gas/msp430/msp430.exp: Run new test.
1570 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
1571 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
1572
c24d0e8d
AM		 15732020-01-15 Alan Modra <amodra@gmail.com>
1574
1575 * configure.tgt: Add sparc-*-freebsd case.
1576
e44925ae
LC		 15772020-01-14 Lili Cui <lili.cui@intel.com>
1578
1579 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
1580 * testsuite/gas/i386/align-branch-1b.d: Likewise.
1581 * testsuite/gas/i386/align-branch-1c.d: Likewise.
1582 * testsuite/gas/i386/align-branch-1d.d: Likewise.
1583 * testsuite/gas/i386/align-branch-1e.d: Likewise.
1584 * testsuite/gas/i386/align-branch-1f.d: Likewise.
1585 * testsuite/gas/i386/align-branch-1g.d: Likewise.
1586 * testsuite/gas/i386/align-branch-1h.d: Likewise.
1587 * testsuite/gas/i386/align-branch-1i.d: Likewise.
1588 * testsuite/gas/i386/align-branch-5.d: Likewise.
1589 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
1590 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
1591 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
1592 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
1593 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
1594 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
1595 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
1596 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
1597 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
1598 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
1599 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
1600 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
1601
7a6bf3be
SB		 16022020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1603
1604 PR 25377
1605 * config/tc-z80.c: Add support for half precision, single
1606 precision and double precision floating point values.
1607 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1608 * doc/as.texi: Add new z80 command line options.
1609 * doc/c-z80.texi: Document new z80 command line options.
1610 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1611 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1612 * testsuite/gas/z80/z80.exp: Run the new test.
1613 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1614 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1615 * testsuite/gas/z80/strings.d: Update expected output.
1616
82e9597c
MM		 16172020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1618
1619 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1620 dependency.
1621
5e4f7e05
CZ		 16222020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1623
1624 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1625 the CPU.
1626 * config/tc-arc.h: Add header if/defs.
1627 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1628
febda64f
AM		 16292020-01-13 Alan Modra <amodra@gmail.com>
1630
1631 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1632
5496abe1
AM		 16332020-01-13 Alan Modra <amodra@gmail.com>
1634
1635 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1636 insertion.
1637
ec4181f2
AM		 16382020-01-10 Alan Modra <amodra@gmail.com>
1639
1640 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1641 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1642
40c75bc8
SB		 16432020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1644
1645 PR 25224
1646 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1647 opcode byte values.
1648 (emit_ld_r_r): Likewise.
1649 (emit_ld_rr_m): Likewise.
1650 (emit_ld_rr_nn): Likewise.
1651
72aea328
JB		 16522020-01-09 Jan Beulich <jbeulich@suse.com>
1653
1654 * config/tc-i386.c (optimize_encoding): Add
1655 is_any_vex_encoding() invocations. Drop respective
1656 i.tm.extension_opcode == None checks.
1657
3f93af61
JB		 16582020-01-09 Jan Beulich <jbeulich@suse.com>
1659
1660 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1661 REX transformations. Correct comment indentation.
1662
7697afb6
JB		 16632020-01-09 Jan Beulich <jbeulich@suse.com>
1664
1665 * config/tc-i386.c (optimize_encoding): Generalize register
1666 transformation for TEST optimization.
1667
d835a58b
JB		 16682020-01-09 Jan Beulich <jbeulich@suse.com>
1669
1670 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1671 testsuite/gas/i386/x86-64-sysenter-amd.d,
1672 testsuite/gas/i386/x86-64-sysenter-amd.l,
1673 testsuite/gas/i386/x86-64-sysenter-intel.d,
1674 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1675 * testsuite/gas/i386/i386.exp: Run new tests.
1676
915808f6
NC		 16772020-01-08 Nick Clifton <nickc@redhat.com>
1678
1679 PR 25284
1680 * doc/as.texi (Align): Document the fact that all arguments can be
1681 omitted.
1682 (Balign): Likewise.
1683 (P2align): Likewise.
1684
f1f28025
NC		 16852020-01-08 Nick Clifton <nickc@redhat.com>
1686
1687 PR 14891
1688 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1689 already defined as a different symbol type.
1690 * testsuite/gas/elf/pr14891.s: New test source file.
1691 * testsuite/gas/elf/pr14891.d: New test driver.
1692 * testsuite/gas/elf/pr14891.s: New test expected error output.
1693 * testsuite/gas/elf/elf.exp: Run the new test.
1694
030a2e78
AM		 16952020-01-08 Alan Modra <amodra@gmail.com>
1696
1697 * config/tc-z8k.c (md_begin): Make idx unsigned.
1698 (get_specific): Likewise for this_index.
1699
2a1ebfb2
CZ		 17002020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1701
1702 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1703 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1704 (md_operand): Set X_md to absent.
1705 (arc_parse_name): Check for X_md.
1706
16d87673
SB		 17072020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1708
1709 PR 25311
1710 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1711 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1712 NO_STRING_ESCAPES.
1713 * read.c (next_char_of_string): Likewise.
1714 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1715 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1716
a2322019
NC		 17172020-01-03 Nick Clifton <nickc@redhat.com>
1718
1719 * po/sv.po: Updated Swedish translation.
1720
5437a02a
JB		 17212020-01-03 Jan Beulich <jbeulich@suse.com>
1722
1723 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1724 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1725
567dfba2
JB		 17262020-01-03 Jan Beulich <jbeulich@suse.com>
1727
1728 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1729 by-element usdot. Add 64-bit form tests for by-element sudot.
1730 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1731
8c45011a
JB		 17322020-01-03 Jan Beulich <jbeulich@suse.com>
1733
1734 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1735 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1736
f4950f76
JB		 17372020-01-03 Jan Beulich <jbeulich@suse.com>
1738
1739 * testsuite/gas/aarch64/f64mm.d,
1740 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1741
6655dba2
SB		 17422020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1743
1744 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1745 support for assembler code generated by SDCC. Add new relocation
1746 types. Add z80-elf target support.
1747 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1748 labels. Local labels starts from ".L".
1749 * NEWS: Mention the new support.
1750 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1751 * testsuite/gas/all/fwdexp.s: Likewise.
1752 * testsuite/gas/all/cond.l: Likewise.
1753 * testsuite/gas/all/cond.s: Likewise.
1754 * testsuite/gas/all/fwdexp.d: Likewise.
1755 * testsuite/gas/all/fwdexp.s: Likewise.
1756 * testsuite/gas/elf/section2.e-mips: Likewise.
1757 * testsuite/gas/elf/section2.l: Likewise.
1758 * testsuite/gas/elf/section2.s: Likewise.
1759 * testsuite/gas/macros/app1.d: Likewise.
1760 * testsuite/gas/macros/app1.s: Likewise.
1761 * testsuite/gas/macros/app2.d: Likewise.
1762 * testsuite/gas/macros/app2.s: Likewise.
1763 * testsuite/gas/macros/app3.d: Likewise.
1764 * testsuite/gas/macros/app3.s: Likewise.
1765 * testsuite/gas/macros/app4.d: Likewise.
1766 * testsuite/gas/macros/app4.s: Likewise.
1767 * testsuite/gas/macros/app4b.s: Likewise.
1768 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1769 * testsuite/gas/z80/z80.exp: Add new tests
1770 * testsuite/gas/z80/dollar.d: New file.
1771 * testsuite/gas/z80/dollar.s: New file.
1772 * testsuite/gas/z80/ez80_adl_all.d: New file.
1773 * testsuite/gas/z80/ez80_adl_all.s: New file.
1774 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1775 * testsuite/gas/z80/ez80_isuf.s: New file.
1776 * testsuite/gas/z80/ez80_z80_all.d: New file.
1777 * testsuite/gas/z80/ez80_z80_all.s: New file.
1778 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1779 * testsuite/gas/z80/r800_extra.d: New file.
1780 * testsuite/gas/z80/r800_extra.s: New file.
1781 * testsuite/gas/z80/r800_ii8.d: New file.
1782 * testsuite/gas/z80/r800_z80_doc.d: New file.
1783 * testsuite/gas/z80/z180.d: New file.
1784 * testsuite/gas/z80/z180.s: New file.
1785 * testsuite/gas/z80/z180_z80_doc.d: New file.
1786 * testsuite/gas/z80/z80_doc.d: New file.
1787 * testsuite/gas/z80/z80_doc.s: New file.
1788 * testsuite/gas/z80/z80_ii8.d: New file.
1789 * testsuite/gas/z80/z80_ii8.s: New file.
1790 * testsuite/gas/z80/z80_in_f_c.d: New file.
1791 * testsuite/gas/z80/z80_in_f_c.s: New file.
1792 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1793 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1794 * testsuite/gas/z80/z80_out_c_0.d: New file.
1795 * testsuite/gas/z80/z80_out_c_0.s: New file.
1796 * testsuite/gas/z80/z80_reloc.d: New file.
1797 * testsuite/gas/z80/z80_reloc.s: New file.
1798 * testsuite/gas/z80/z80_sli.d: New file.
1799 * testsuite/gas/z80/z80_sli.s: New file.
1800
a65b5de6
SN		 18012020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1802
1803 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1804 REGLIST_RN.
1805
b14ce8bf
AM		 18062020-01-01 Alan Modra <amodra@gmail.com>
1807
1808 Update year range in copyright notice of all files.
1809
0b114740 1810For older changes see ChangeLog-2019
3499769a 1811\f
0b114740 1812Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM		 1813
1814Copying and distribution of this file, with or without modification,
1815are permitted in any medium without royalty provided the copyright
1816notice and this notice are preserved.
1817
1818Local Variables:
1819mode: change-log
1820left-margin: 8
1821fill-column: 74
1822version-control: never
1823End:
GDB Binutils - Deliverables
This page took 0.334092 seconds and 4 git commands to generate.