[PATCH 4/4]: Add generic prototype for md_pcrel_from_section
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
6a3ab923
GN
12020-04-08 Gunther Nikl <gnikl@justmail.de>
2
3 * config/tc-moxie.h (MD_PCREL_FROM_SECTION): Delete define.
4 (md_pcrel_from): Remove prototytpe.
d9f19885
GN
5 * config/tc-m32c.h (MD_PCREL_FROM_SECTION): Delete duplicate
6 define.
7 (md_pcrel_from_section): Remove duplicate prototype.
9ad4cfa8
GN
8 * tc.h (md_pcrel_from_section): Add prototype.
9 * config/tc-aarch64.h (md_pcrel_from_section): Remove prototype.
10 * config/tc-arc.h (md_pcrel_from_section): Likewise.
11 * config/tc-arm.h (md_pcrel_from_section): Likewise.
12 * config/tc-avr.h (md_pcrel_from_section): Likewise.
13 * config/tc-bfin.h (md_pcrel_from_section): Likewise.
14 * config/tc-bpf.h (md_pcrel_from_section): Likewise.
15 * config/tc-csky.h (md_pcrel_from_section): Likewise.
16 * config/tc-d10v.h (md_pcrel_from_section): Likewise.
17 * config/tc-d30v.h (md_pcrel_from_section): Likewise.
18 * config/tc-epiphany.h (md_pcrel_from_section): Likewise.
19 * config/tc-fr30.h (md_pcrel_from_section): Likewise.
20 * config/tc-frv.h (md_pcrel_from_section): Likewise.
21 * config/tc-iq2000.h (md_pcrel_from_section): Likewise.
22 * config/tc-lm32.h (md_pcrel_from_section): Likewise.
23 * config/tc-m32c.h (md_pcrel_from_section): Likewise.
24 * config/tc-m32r.h (md_pcrel_from_section): Likewise.
25 * config/tc-mcore.h (md_pcrel_from_section): Likewise.
26 * config/tc-mep.h (md_pcrel_from_section): Likewise.
27 * config/tc-metag.h (md_pcrel_from_section): Likewise.
28 * config/tc-microblaze.h (md_pcrel_from_section): Likewise.
29 * config/tc-mmix.h (md_pcrel_from_section): Likewise.
30 * config/tc-moxie.h (md_pcrel_from_section): Likewise.
31 * config/tc-msp430.h (md_pcrel_from_section): Likewise.
32 * config/tc-mt.h (md_pcrel_from_section): Likewise.
33 * config/tc-or1k.h (md_pcrel_from_section): Likewise.
34 * config/tc-ppc.h (md_pcrel_from_section): Likewise.
35 * config/tc-rl78.h (md_pcrel_from_section): Likewise.
36 * config/tc-rx.h (md_pcrel_from_section): Likewise.
37 * config/tc-s390.h (md_pcrel_from_section): Likewise.
38 * config/tc-sh.h (md_pcrel_from_section): Likewise.
39 * config/tc-xc16x.h (md_pcrel_from_section): Likewise.
40 * config/tc-xstormy16.h (md_pcrel_from_section): Likewise.
6a3ab923 41
6e0e8b45
L
422020-04-07 H.J. Lu <hongjiu.lu@intel.com>
43
44 * NEWS: Mention support for Intel SERIALIZE and TSXLDTRK
45 instructions.
46
266803a2
L
472020-04-07 H.J. Lu <hongjiu.lu@intel.com>
48
49 * doc/c-z80.texi: Fix @xref warnings.
50
bb651e8b
CL
512020-04-07 Lili Cui <lili.cui@intel.com>
52
53 * config/tc-i386.c (cpu_arch): Add .TSXLDTRK.
54 (cpu_noarch): Likewise.
55 * doc/c-i386.texi: Document TSXLDTRK.
56 * testsuite/gas/i386/i386.exp: Run TSXLDTRK tests.
57 * testsuite/gas/i386/tsxldtrk.d: Likewise.
58 * testsuite/gas/i386/tsxldtrk.s: Likewise.
59 * testsuite/gas/i386/x86-64-tsxldtrk.d: Likewise.
60
4b27d27c
L
612020-04-02 Lili Cui <lili.cui@intel.com>
62
63 * config/tc-i386.c (cpu_arch): Add .serialize.
64 (cpu_noarch): Likewise.
65 * doc/c-i386.texi: Document serialize.
66 * testsuite/gas/i386/i386.exp: Run serialize tests
67 * testsuite/gas/i386/serialize.d: Likewise.
68 * testsuite/gas/i386/x86-64-serialize.d: Likewise.
69 * testsuite/gas/i386/serialize.s: Likewise.
70
bb897477
RO
712020-04-02 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
72
73 * testsuite/gas/elf/section12a.d: Use notarget instead of xfail.
74 * testsuite/gas/elf/section12b.d: Likewise.
75 * testsuite/gas/elf/section16a.d: Likewise.
76 * testsuite/gas/elf/section16b.d: Likewise.
77
59e28a97
GN
782020-04-02 Gunther Nikl <gnikl@justmail.de>
79
80 * config/tc-m68k.c (m68k_ip): Fix range check for index register
81 with a suppressed address register.
82
efc3a950
L
832020-04-01 H.J. Lu <hongjiu.lu@intel.com>
84
85 PR gas/25756
86 * config/tc-i386.h (TC_FORCE_RELOCATION_ABS): New.
87 * testsuite/gas/i386/localpic.s: Add a test for relocation
88 against local absolute symbol.
89 * testsuite/gas/i386/x86-64-localpic.s: Likewise.
90 * testsuite/gas/i386/localpic.d: Updated.
91 * testsuite/gas/i386/x86-64-localpic.d: Likewise.
92 * testsuite/gas/i386/ilp32/x86-64-localpic.d: Likewise.
93
15d47c3a
RO
942020-04-01 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
95
96 PR gas/25732
97 * testsuite/gas/i386/solaris/x86-64-branch-2.d: New file.
98 * testsuite/gas/i386/solaris/x86-64-branch-3.d: New file.
99 * testsuite/gas/i386/solaris/x86-64-jump.d: Incorporate changes to
100 testsuite/gas/i386/x86-64-jump.d.
101 * gas/testsuite/gas/i386/solaris/x86-64-mpx-branch-1.d:
102 Incorporate changes to
103 gas/testsuite/gas/i386/x86-64-mpx-branch-1.d.
104 * testsuite/gas/i386/solaris/x86-64-mpx-branch-2.d : Incorporate
105 changes to testsuite/gas/i386/x86-64-mpx-branch-2.d.
106 * testsuite/gas/i386/x86-64-branch-2.d: Skip on *-*-solaris*.
107 * testsuite/gas/i386/x86-64-branch-3.d: Likewise.
108
876678f0
MR
1092020-03-31 Maciej W. Rozycki <macro@linux-mips.org>
110
111 PR 25611
112 PR 25614
113 * dwarf2dbg.c: Do not include "bignum.h".
114
d1a89da5
NC
1152020-03-30 Nelson Chu <nelson.chu@sifive.com>
116
117 * testsuite/gas/riscv/alias-csr.d: Move this to priv-reg-pseudo.
118 * testsuite/gas/riscv/alias-csr.s: Likewise.
119 * testsuite/gas/riscv/no-aliases-csr.d: Move this
120 to priv-reg-pseudo-noalias.
121 * testsuite/gas/riscv/bad-csr.d: Rename to priv-reg-fail-nonexistent.
122 * testsuite/gas/riscv/bad-csr.l: Likewise.
123 * testsuite/gas/riscv/bad-csr.s: Likewise.
124 * testsuite/gas/riscv/satp.d: Removed. Already included in priv-reg.
125 * testsuite/gas/riscv/satp.s: Likewise.
126 * testsuite/gas/riscv/priv-reg-pseudo.d: New testcase for all pseudo
127 csr instruction, including alias-csr testcase.
128 * testsuite/gas/riscv/priv-reg-pseudo.s: Likewise.
129 * testsuite/gas/riscv/priv-reg-pseudo-noalias.d: New testcase for all
130 pseudo instruction with objdump -Mno-aliases.
131 * testsuite/gas/riscv/priv-reg-fail-nonexistent.d: New testcase.
132 * testsuite/gas/riscv/priv-reg-fail-nonexistent.l: Likewise.
133 * testsuite/gas/riscv/priv-reg-fail-nonexistent.s: Likewise.
134 * testsuite/gas/riscv/priv-reg.d: Update CSR to 1.11.
135 * testsuite/gas/riscv/priv-reg.s: Likewise.
136 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
137 * testsuite/gas/riscv/csr-dw-regnums.d: Likewise.
138 * testsuite/gas/riscv/csr-dw-regnums.s: Likewise.
139
b7780957
J
1402020-03-25 J.W. Jagersma <jwjagersma@gmail.com>
141
142 * config/obj-coff.c (obj_coff_section): Set the bss flag on
143 sections with the "b" attribute.
144
d1023b5d
AM
1452020-03-22 Alan Modra <amodra@gmail.com>
146
147 * testsuite/gas/s12z/truncated.d: Update expected output.
148
0d832e7f
SB
1492020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
150
151 PR 25690
152 * config/tc-z80.c (md_pseudo_table): Add xdef anf xref pseudo ops.
153 * doc/c-z80.texi: Update documentation.
154
327ef784
NC
1552020-03-17 Sergey Belyashov <sergey.belyashov@gmail.com>
156
157 PR 25641
158 PR 25668
159 PR 25633
160 Fix disassembling ED+A4/AC/B4/BC opcodes.
161 Fix assembling lines containing colonless label and instruction
162 with first operand inside parentheses.
163 Fix registration of unsupported by target CPU registers.
164 * config/tc-z80.c: See above.
165 * config/tc-z80.h: See above.
166 * testsuite/gas/z80/colonless.d: Update test.
167 * testsuite/gas/z80/colonless.s: Likewise.
168 * testsuite/gas/z80/ez80_adl_all.d: Likewise.
169 * testsuite/gas/z80/ez80_unsup_regs.d: Likewise.
170 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
171 * testsuite/gas/z80/gbz80_unsup_regs.d: Likewise.
172 * testsuite/gas/z80/r800_unsup_regs.d: Likewise.
173 * testsuite/gas/z80/unsup_regs.s: Likewise.
174 * testsuite/gas/z80/z180_unsup_regs.d: Likewise.
175 * testsuite/gas/z80/z80.exp: Likewise.
176 * testsuite/gas/z80/z80_strict_unsup_regs.d: Likewise.
177 * testsuite/gas/z80/z80_unsup_regs.d: Likewise.
178 * testsuite/gas/z80/z80n_unsup_regs.d: Likewise.
179
66d1f7cc
AV
1802020-03-13 Andre Vieira <andre.simoesdiasvieira@arm.com>
181
182 PR 25660
183 * config/tc-arm.c (operand_parse_code): Add OP_RNSDMQR and OP_oRNSDMQ.
184 (parse_operands): Handle new operand codes.
185 (do_neon_dyadic_long): Make shape check accept the scalar variants.
186 (asm_opcode_insns): Fix operand codes for vaddl and vsubl.
187 * testsuite/gas/arm/mve-vaddsub-it.s: New test.
188 * testsuite/gas/arm/mve-vaddsub-it.d: New test.
189 * testsuite/gas/arm/mve-vaddsub-it-bad.s: New test.
190 * testsuite/gas/arm/mve-vaddsub-it-bad.l: New test.
191 * testsuite/gas/arm/mve-vaddsub-it-bad.d: New test.
192 * testsuite/gas/arm/nomve-vaddsub-it.d: New test.
193
9e8f1c90
L
1942020-03-11 H.J. Lu <hongjiu.lu@intel.com>
195
196 * NEWS: Mention x86 assembler options for CVE-2020-0551.
197
97b4a8f7
L
1982020-03-11 H.J. Lu <hongjiu.lu@intel.com>
199
200 * testsuite/gas/i386/i386.exp: Run new tests.
201 * testsuite/gas/i386/lfence-byte.d: New file.
202 * testsuite/gas/i386/lfence-byte.e: Likewise.
203 * testsuite/gas/i386/lfence-byte.s: Likewise.
204 * testsuite/gas/i386/lfence-indbr-a.d: Likewise.
205 * testsuite/gas/i386/lfence-indbr-b.d: Likewise.
206 * testsuite/gas/i386/lfence-indbr-c.d: Likewise.
207 * testsuite/gas/i386/lfence-indbr.e: Likewise.
208 * testsuite/gas/i386/lfence-indbr.s: Likewise.
209 * testsuite/gas/i386/lfence-load.d: Likewise.
210 * testsuite/gas/i386/lfence-load.s: Likewise.
211 * testsuite/gas/i386/lfence-ret-a.d: Likewise.
212 * testsuite/gas/i386/lfence-ret-b.d: Likewise.
213 * testsuite/gas/i386/lfence-ret.s: Likewise.
214 * testsuite/gas/i386/x86-64-lfence-byte.d: Likewise.
215 * testsuite/gas/i386/x86-64-lfence-byte.e: Likewise.
216 * testsuite/gas/i386/x86-64-lfence-byte.s: Likewise.
217 * testsuite/gas/i386/x86-64-lfence-indbr-a.d: Likewise.
218 * testsuite/gas/i386/x86-64-lfence-indbr-b.d: Likewise.
219 * testsuite/gas/i386/x86-64-lfence-indbr-c.d: Likewise.
220 * testsuite/gas/i386/x86-64-lfence-indbr.e: Likewise.
221 * testsuite/gas/i386/x86-64-lfence-indbr.s: Likewise.
222 * testsuite/gas/i386/x86-64-lfence-load.d: Likewise.
223 * testsuite/gas/i386/x86-64-lfence-load.s: Likewise.
224 * testsuite/gas/i386/x86-64-lfence-ret-a.d: Likewise.
225 * testsuite/gas/i386/x86-64-lfence-ret-b.d: Likewise.
226
ae531041
L
2272020-03-11 H.J. Lu <hongjiu.lu@intel.com>
228
229 * config/tc-i386.c (lfence_after_load): New.
230 (lfence_before_indirect_branch_kind): New.
231 (lfence_before_indirect_branch): New.
232 (lfence_before_ret_kind): New.
233 (lfence_before_ret): New.
234 (last_insn): New.
235 (load_insn_p): New.
236 (insert_lfence_after): New.
237 (insert_lfence_before): New.
238 (md_assemble): Call insert_lfence_before and insert_lfence_after.
239 Set last_insn.
240 (OPTION_MLFENCE_AFTER_LOAD): New.
241 (OPTION_MLFENCE_BEFORE_INDIRECT_BRANCH): New.
242 (OPTION_MLFENCE_BEFORE_RET): New.
243 (md_longopts): Add -mlfence-after-load=,
244 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
245 (md_parse_option): Handle -mlfence-after-load=,
246 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
247 (md_show_usage): Display -mlfence-after-load=,
248 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
249 (i386_cons_align): New.
250 * config/tc-i386.h (i386_cons_align): New.
251 (md_cons_align): New.
252 * doc/c-i386.texi: Document -mlfence-after-load=,
253 -mlfence-before-indirect-branch= and -mlfence-before-ret=.
254
5496f3c6
NC
2552020-03-11 Nick Clifton <nickc@redhat.com>
256
257 PR 25611
258 PR 25614
259 * dwarf2dbg.c (DWARF2_FILE_TIME_NAME): Default to -1.
260 (DWARF2_FILE_SIZE_NAME): Default to -1.
261 (DWARF2_LINE_VERSION): Default to the current dwarf level or 3,
262 whichever is higher.
263 (DWARF2_LINE_MAX_OPS_PER_INSN): Provide a default value of 1.
264 (NUM_MD5_BYTES): Define.
265 (struct file entry): Add md5 field.
266 (get_filenum): Delete and replace with...
267 (get_basename): New function.
268 (get_directory_table_entry): New function.
269 (allocate_filenum): New function.
270 (allocate_filename_to_slot): New function.
271 (dwarf2_where): Use new functions.
272 (dwarf2_directive_filename): Add support for extended .file
273 pseudo-op.
274 (dwarf2_directive_loc): Allow the use of file number zero with
275 DWARF 5 or higher.
276 (out_file_list): Rename to...
277 (out_dir_and_file_list): Add DWARF 5 support.
278 (out_debug_line): Emit extra values into the section header for
279 DWARF 5.
280 (out_debug_str): Allow for file 0 to be used with DWARF 5.
281 * doc/as.texi (.file): Update the description of this pseudo-op.
282 * testsuite/gas/elf-dwarf-5-file0.s: Add more lines.
283 * testsuite/gas/elf-dwarf-5-file0.d: Update expected dump output.
284 * testsuite/gas/lns/lns-diag-1.l: Update expected error message.
285 * NEWS: Mention the new feature.
286
a6a1f5e0
AM
2872020-03-10 Alan Modra <amodra@gmail.com>
288
289 * config/tc-csky.c (get_operand_value): Rewrite 1 << 31 expressions
290 to avoid signed overflow.
291 * config/tc-mcore.c (md_assemble): Likewise.
292 * config/tc-mips.c (gpr_read_mask, gpr_write_mask): Likewise.
293 * config/tc-nds32.c (SET_ADDEND): Likewise.
294 * config/tc-nios2.c (nios2_assemble_arg_R): Likewise.
295
3fabc179
JB
2962020-03-09 Jan Beulich <jbeulich@suse.com>
297
298 * testsuite/gas/i386/avx.s: Add long-form VCMP[PS][SD] pseudos.
299 * testsuite/gas/i386/avx.d, testsuite/gas/i386/avx-16bit.d,
300 testsuite/gas/i386/avx-intel.d: Adjust expectations.
301
190e5fc8
AM
3022020-03-07 Alan Modra <amodra@gmail.com>
303
304 * testsuite/gas/elf/dwarf-5-file0.s: Don't start directives in
305 first column.
306
84d9ab33
NC
3072020-03-06 Nick Clifton <nickc@redhat.com>
308
309 PR 25614
310 * dwarf2dbg.c (dwarf2_directive_filename): Allow a file number of
311 0 if the dwarf_level is 5 or more. Complain if a filename follows
312 a file 0.
313 * testsuite/gas/elf/dwarf-5-file0.s: New test.
314 * testsuite/gas/elf/dwarf-5-file0.d: New test driver.
315 * testsuite/gas/elf/elf.exp: Run the new test.
316
317 PR 25612
318 * config/tc-ia64.h (DWARF2_VERISION): Fix typo.
319 * doc/as.texi: Fix another typo.
320
31bf1864
NC
3212020-03-06 Nick Clifton <nickc@redhat.com>
322
323 PR 25612
324 * as.c (dwarf_level): Define.
325 (show_usage): Add --gdwarf-3, --gdwarf-4 and --gdwarf-5.
326 (parse_args): Add support for the new options.
327 as.h (dwarf_level): Prototype.
328 * dwarf2dbg.c (DWARF2_VERSION): Use dwarf_level as default version
329 value.
330 * config/tc-ia64.h (DWARF2_VERISION): Update definition.
331 (DWARF2_LINE_VERSION): Remove definition.
332 * doc/as.texi: Document the new options.
333
3c968de5
NC
3342020-03-06 Nick Clifton <nickc@redhat.com>
335
336 PR 25572
337 * as.c (main): Allow matching input and outputs when they are
338 not regular files.
339
bc49bfd8
JB
3402020-03-06 Jan Beulich <jbeulich@suse.com>
341
342 * config/tc-i386.c (match_mem_size): Generalize broadcast special
343 casing.
344 (check_VecOperands): Zap xmmword/ymmword/zmmword when more than
345 one of byte/word/dword/qword is set alongside a SIMD register in
346 a template's operand.
347
4873e243
JB
3482020-03-06 Jan Beulich <jbeulich@suse.com>
349
350 * config/tc-i386.c (match_template): Extend code in logic
351 rejecting certain suffixes in certain modes to also cover mask
352 register use and VecSIB. Drop special casing of broadcast. Skip
353 immediates in the check.
354
e365e234
JB
3552020-03-06 Jan Beulich <jbeulich@suse.com>
356
357 * config/tc-i386.c (match_template): Fold duplicate code in
358 logic rejecting certain suffixes in certain modes. Drop
359 pointless "else".
360
4ed21b58
JB
3612020-03-06 Jan Beulich <jbeulich@suse.com>
362
363 * config/tc-i386.c (process_suffix): Exlucde !vexw insns
364 alongside !norex64 ones.
365 * testsuite/gas/i386/x86-64-avx512bw.s: Test VPEXTR* and VPINSR*
366 with both 32- and 64-bit GPR operands.
367 * testsuite/gas/i386/x86-64-avx512f.s: Test VEXTRACTPS with both
368 32- and 64-bit GPR operands.
369 * testsuite/gas/i386/x86-64-avx512bw-intel.d,
370 testsuite/gas/i386/x86-64-avx512bw.d,
371 testsuite/gas/i386/x86-64-avx512f-intel.d,
372 testsuite/gas/i386/x86-64-avx512f.d: Adjust expectations.
373
643bb870
JB
3742020-03-06 Jan Beulich <jbeulich@suse.com>
375
376 * config/tc-i386.c (md_assemble): Drop use of rex64.
377 (process_suffix): For REX.W for 64-bit CRC32.
378
a23b33b3
JB
3792020-03-06 Jan Beulich <jbeulich@suse.com>
380
381 * config/tc-i386.c (i386_addressing_mode): For 32-bit
382 addressing for MPX insns without base/index.
383 * testsuite/gas/i386/mpx-16bit.s,
384 * testsuite/gas/i386/mpx-16bit.d: New.
385 * testsuite/gas/i386/i386.exp: Run new test.
386
a0497384
JB
3872020-03-06 Jan Beulich <jbeulich@suse.com>
388
389 * testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,
390 testsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,
391 testsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,
392 testsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,
393 * testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases
394 as well as a BSWAP one.
395 * testsuite/gas/i386/rdpid.s: Add 16-bit case.
396 * testsuite/gas/i386/sse2-16bit.s: Cover more insns.
397 * testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,
398 testsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,
399 testsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,
400 testsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,
401 testsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,
402 testsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,
403 testsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,
404 testsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,
405 testsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,
406 testsuite/gas/i386/vmx.d: Adjust expectations.
407
b630c145
JB
4082020-03-06 Jan Beulich <jbeulich@suse.com>
409
410 * config/tc-i386.c (md_assemble): Also exclude tpause and umwait
411 from having their operands swapped.
412 * testsuite/gas/i386/waitpkg.s,
413 testsuite/gas/i386/x86-64-waitpkg.s: Add tpause and umwait
414 3-operand cases as well as testing of 16-bit code generation.
415 * testsuite/gas/i386/waitpkg.d,
416 testsuite/gas/i386/waitpkg-intel.d,
417 testsuite/gas/i386/x86-64-waitpkg.d,
418 testsuite/gas/i386/x86-64-waitpkg-intel.d: Adjust expectations.
419
de48783e
NC
4202020-03-04 Nelson Chu <nelson.chu@sifive.com>
421
dee35d02
NC
422 * config/tc-riscv.c (percent_op_utype): Support the modifier
423 %got_pcrel_hi.
424 * doc/c-riscv.texi: Add documentation.
425 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
426 modifier %got_pcrel_hi.
427 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
428 * testsuite/gas/riscv/relax-reloc.d: Likewise.
429 * testsuite/gas/riscv/relax-reloc.s: Likewise.
430
de48783e
NC
431 * doc/c-riscv.texi (relocation modifiers): Add documentation.
432 (RISC-V-Formats): Update the section name from "Instruction Formats"
433 to "RISC-V Instruction Formats".
434
749479c8
AO
4352020-03-04 Alexandre Oliva <oliva@adacore.com>
436
437 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
438 detected in a section which does not have at least 4 byte
439 alignment.
440 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
441 * testsuite/gas/arm/ldr-t.s: Likewise.
442 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
443 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
444 disassembly, ignoring any NOPs that may have been inserted because
445 of section alignment.
446 * testsuite/gas/arm/ldr-t.d: Likewise.
447
a847e322
JB
4482020-03-04 Jan Beulich <jbeulich@suse.com>
449
450 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
451 * doc/c-i386.texi: Mention sev_es.
452 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
453 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
454 expectations.
455 * testsuite/gas/i386/arch-13-znver1.d,
456 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
457
3cd7f3e3
L
4582020-03-03 H.J. Lu <hongjiu.lu@intel.com>
459
460 * config/tc-i386.c (match_template): Replace ignoresize and
461 defaultsize with mnemonicsize.
462 (process_suffix): Likewise.
463
b8ba1385
SB
4642020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
465
466 PR 25627
467 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
468 instruction LD IY,(HL).
469 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
470 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
471 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
472 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
473
10d97a0f
L
4742020-03-03 H.J. Lu <hongjiu.lu@intel.com>
475
476 PR gas/25622
477 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
478 x86-64-default-suffix-avx.
479 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
480 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
481 * testsuite/gas/i386/noreg64.d: Updated.
482 * testsuite/gas/i386/noreg64.l: Likewise.
483 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
484 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
485 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
486
8326546e
SB
4872020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
488
489 PR 25604
490 * config/tc-z80.c (contains_register): Prevent an illegal memory
491 access when checking an expression for a register name.
492
e3e896e6
AM
4932020-03-03 Alan Modra <amodra@gmail.com>
494
495 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
496 support.
497
a4dd6c97
AM
4982020-03-02 Alan Modra <amodra@gmail.com>
499
500 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
501 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
502 and .sbss sections.
503 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
504 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
505 (s3_s_score_lcomm): Likewise.
506 * config/tc-score7.c: Similarly.
507 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
508
dec7b24b
YS
5092020-02-28 YunQiang Su <syq@debian.org>
510
511 PR gas/25539
512 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
513 to handle multi-labels.
514 (has_label_name): New.
515
cceb53b8
MM
5162020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
517
518 * config/tc-arm.c (enum pred_instruction_type): Remove
519 NEUTRAL_IT_NO_VPT_INSN predication type.
520 (cxn_handle_predication): Modify to require condition suffixes.
521 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
522 * testsuite/gas/arm/cde-scalar.s: Update test.
523 * testsuite/gas/arm/cde-warnings.l: Update test.
524 * testsuite/gas/arm/cde-warnings.s: Update test.
525
da3ec71f
AM
5262020-02-26 Alan Modra <amodra@gmail.com>
527
528 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
529 N_() on empty string.
530
42135cad
AM
5312020-02-26 Alan Modra <amodra@gmail.com>
532
533 * read.c (read_a_source_file): Call strncpy with length one
534 less than size of original_case_string.
535
dc1e8a47
AM
5362020-02-26 Alan Modra <amodra@gmail.com>
537
538 * config/obj-elf.c: Indent labels correctly.
539 * config/obj-macho.c: Likewise.
540 * config/tc-aarch64.c: Likewise.
541 * config/tc-alpha.c: Likewise.
542 * config/tc-arm.c: Likewise.
543 * config/tc-cr16.c: Likewise.
544 * config/tc-crx.c: Likewise.
545 * config/tc-frv.c: Likewise.
546 * config/tc-i386-intel.c: Likewise.
547 * config/tc-i386.c: Likewise.
548 * config/tc-ia64.c: Likewise.
549 * config/tc-mn10200.c: Likewise.
550 * config/tc-mn10300.c: Likewise.
551 * config/tc-nds32.c: Likewise.
552 * config/tc-riscv.c: Likewise.
553 * config/tc-s12z.c: Likewise.
554 * config/tc-xtensa.c: Likewise.
555 * config/tc-z80.c: Likewise.
556 * read.c: Likewise.
557 * symbols.c: Likewise.
558 * write.c: Likewise.
559
bd0cf5a6
NC
5602020-02-20 Nelson Chu <nelson.chu@sifive.com>
561
54b2aec1
NC
562 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
563 we are assembling instruction with CSR. Call riscv_csr_read_only_check
564 after parsing all arguments.
565 (enum csr_insn_type): New enum is used to classify the CSR instruction.
566 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
567 are used to check if we write a read-only CSR by the CSR instruction.
568 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
569 all CSR for the read-only CSR checking.
570 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
571 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
572 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
573 all CSR instructions for the read-only CSR checking.
574 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
575 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
576
2ca89224
NC
577 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
578 (riscv_opts): Initialize it.
579 (reg_lookup_internal): Check the `riscv_opts.csr_check`
580 before doing the CSR checking.
581 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
582 (md_longopts): Add mcsr-check and mno-csr-check.
583 (md_parse_option): Handle new enum option values.
584 (s_riscv_option): Handle new long options.
585 * doc/c-riscv.texi: Add description for the new .option and assembler
586 options.
587 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
588 the CSR checking.
589 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
590
bd0cf5a6
NC
591 * config/tc-riscv.c (csr_extra_hash): New.
592 (enum riscv_csr_class): New enum. Used to decide
593 whether or not this CSR is legal in the current ISA string.
594 (struct riscv_csr_extra): New structure to hold all extra information
595 of CSR.
596 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
597 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
598 Call hash_reg_name to insert CSR address into reg_names_hash.
599 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
600 Decide whether the CSR is valid according to the csr_extra_hash.
601 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
602 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
603 not a boolean. This is same as riscv_init_csr_hash, so keep the
604 consistent usage.
605 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
606 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
607 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
608 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
609 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
610 f-ext CSR are not allowed.
611 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
612 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
613 source file is `priv-reg.s`, and the ISA is rv64if, so the
614 rv32-only CSR are not allowed.
615 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
616
10a95fcc
AM
6172020-02-21 Alan Modra <amodra@gmail.com>
618
619 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
620 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
621
dda2980f
AM
6222020-02-21 Alan Modra <amodra@gmail.com>
623
624 PR 25569
625 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
626 on section size adjustment, instead perform another write if
627 exec header size is larger than section size.
628
bd3380bc
NC
6292020-02-19 Nelson Chu <nelson.chu@sifive.com>
630
631 * doc/c-riscv.texi: Add the doc entries for -march-attr/
632 -mno-arch-attr command line options.
633
fa164239
JW
6342020-02-19 Nelson Chu <nelson.chu@sifive.com>
635
636 * testsuite/gas/riscv/c-add-addi.d: New testcase.
637 * testsuite/gas/riscv/c-add-addi.s: Likewise.
638
fcaaac0a
SB
6392020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
640
641 PR 25576
642 * config/tc-z80.c (md_parse_option): Do not use an underscore
643 prefix for local labels in SDCC compatability mode.
644 (z80_start_line_hook): Remove SDCC dollar label support.
645 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
646 * testsuite/gas/z80/sdcc.s: Likewise.
647
6482020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
649
650 PR 25517
651 * config/tc-z80.c: Add -march option.
652 * doc/as.texi: Update Z80 documentation.
653 * doc/c-z80.texi: Likewise.
654 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
655 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
656 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
657 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
658 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
659 * testsuite/gas/z80/gbz80_all.d: Likewise.
660 * testsuite/gas/z80/r800_extra.d: Likewise.
661 * testsuite/gas/z80/r800_ii8.d: Likewise.
662 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
663 * testsuite/gas/z80/sdcc.d: Likewise.
664 * testsuite/gas/z80/z180.d: Likewise.
665 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
666 * testsuite/gas/z80/z80_doc.d: Likewise.
667 * testsuite/gas/z80/z80_ii8.d: Likewise.
668 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
669 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
670 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
671 * testsuite/gas/z80/z80_sli.d: Likewise.
672 * testsuite/gas/z80/z80n_all.d: Likewise.
673 * testsuite/gas/z80/z80n_reloc.d: Likewise.
674
a7e12755
L
6752020-02-19 H.J. Lu <hongjiu.lu@intel.com>
676
677 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
678 with GNU_PROPERTY_X86_FEATURE_2_MMX.
679 * testsuite/gas/i386/i386.exp: Run property-3 and
680 x86-64-property-3.
681 * testsuite/gas/i386/property-3.d: New file.
682 * testsuite/gas/i386/property-3.s: Likewise.
683 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
684
272a84b1
L
6852020-02-17 H.J. Lu <hongjiu.lu@intel.com>
686
687 * config/tc-i386.c (cpu_arch): Add .popcnt.
688 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
689 Add a tab before @samp{.sse4a}.
690
c8f8eebc
JB
6912020-02-17 Jan Beulich <jbeulich@suse.com>
692
693 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
694 for AddrPrefixOpReg templates. Combine the two pieces of
695 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
696 mode.
697
eedb0f2c
JB
6982020-02-17 Jan Beulich <jbeulich@suse.com>
699
700 PR gas/14439
701 * config/tc-i386.c (md_assemble): Also suppress operand
702 swapping for MONITOR{,X} and MWAIT{,X}.
703 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
704 Add Intel syntax monitor/mwait tests.
705 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
706 Adjust expectations.
707 *testsuite/gas/i386/sse3-intel.d,
708 testsuite/gas/i386/x86-64-sse3-intel.d: New.
709 * testsuite/gas/i386/i386.exp: Run new tests.
710
b9915cbc
JB
7112020-02-17 Jan Beulich <jbeulich@suse.com>
712
713 PR gas/6518
714 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
715 [XYZ]MMWord memory operand ambiguity recognition logic (largely
716 re-indentation).
717 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
718 cases.
719 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
720 * testsuite/gas/i386/avx512dq-inval.l,
721 testsuite/gas/i386/inval-avx.l,
722 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
723 * testsuite/gas/i386/avx512vl-ambig.s,
724 testsuite/gas/i386/avx512vl-ambig.l: New.
725 * testsuite/gas/i386/i386.exp: Run new test.
726
af5c13b0
L
7272020-02-16 H.J. Lu <hongjiu.lu@intel.com>
728
729 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
730 nosse4.
731 * doc/c-i386.texi: Document sse4a and nosse4a.
732
07d98387
L
7332020-02-14 H.J. Lu <hongjiu.lu@intel.com>
734
735 * doc/c-i386.texi: Remove the old movsx and movzx documentation
736 for AT&T syntax.
737
65fca059
JB
7382020-02-14 Jan Beulich <jbeulich@suse.com>
739
740 PR gas/25438
741 * config/tc-i386.c (md_assemble): Move movsx/movzx special
742 casing ...
743 (process_suffix): ... here. Consider just the first operand
744 initially.
745 (check_long_reg): Drop opcode 0x63 special case again.
746 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
747 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
748 Move ambiguous operand size tests ...
749 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
750 testsuite/gas/i386/noreg64.s: ... here.
751 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
752 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
753 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
754 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
755 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
756 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
757 testsuite/gas/i386/x86-64-movsxd.d,
758 testsuite/gas/i386/x86-64-movsxd-intel.d,
759 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
760 Adjust expectations.
761 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
762 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
763 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
764 * testsuite/gas/i386/i386.exp: Run new tests.
765
b6773884
JB
7662020-02-14 Jan Beulich <jbeulich@suse.com>
767
768 * config/tc-i386.c (process_operands): Also skip segment
769 override prefix emission if it matches an already present one.
770 * testsuite/gas/i386/prefix32.s: Add double segment override
771 cases.
772 * testsuite/gas/i386/prefix32.l: Adjust expectations.
773
92334ad2
JB
7742020-02-14 Jan Beulich <jbeulich@suse.com>
775
776 * config/tc-i386.c (process_operands): Drop ineffectual segment
777 overrides when optimizing.
778 * testsuite/gas/i386/lea-optimize.d: New.
779 * testsuite/gas/i386/i386.exp: Run new test.
780
7812020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB
782
783 * config/tc-i386.c (process_operands): Also check insn prefix
784 for ineffectual segment override warning. Don't cover possible
785 VEX/EVEX encoded insns there.
786 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
787 testsuite/gas/i386/lea.e: New.
788 * testsuite/gas/i386/i386.exp: Run new test.
789
0e6724de
L
7902020-02-14 H.J. Lu <hongjiu.lu@intel.com>
791
792 PR gas/25438
793 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
794 syntax.
795
292676c1
L
7962020-02-13 Fangrui Song <maskray@google.com>
797 H.J. Lu <hongjiu.lu@intel.com>
798
799 PR gas/25551
800 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
801 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
802 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
803 * testsuite/gas/i386/relax-5.d: New file.
804 * testsuite/gas/i386/relax-5.s: Likewise.
805 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
806 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
807
7deea9aa
JB
8082020-02-13 Jan Beulich <jbeulich@suse.com>
809
810 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
811 "nosse4" entry.
812
6c0946d0
JB
8132020-02-12 Jan Beulich <jbeulich@suse.com>
814
815 * config/tc-i386.c (avx512): New (at file scope), moved from
816 (check_VecOperands): ... here.
817 (process_suffix): Add [XYZ]MMword operand size handling.
818 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
819 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
820 tests.
821 * testsuite/gas/i386/avx512dq-inval.l,
822 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
823
5990e377
JB
8242020-02-12 Jan Beulich <jbeulich@suse.com>
825
826 PR gas/24546
827 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
828 code only.
829 * config/tc-i386-intel.c (i386_intel_operand): Also handle
830 CALL/JMP in O_tbyte_ptr case.
831 * doc/c-i386.texi: Mention far call and full pointer load ISA
832 differences.
833 * testsuite/gas/i386/x86-64-branch-3.s,
834 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
835 * testsuite/gas/i386/x86-64-branch-3.d,
836 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
837 * testsuite/gas/i386/x86-64-branch-5.l,
838 testsuite/gas/i386/x86-64-branch-5.s: New.
839 * testsuite/gas/i386/i386.exp: Run new test.
840
9706160a
JB
8412020-02-12 Jan Beulich <jbeulich@suse.com>
842
843 PR gas/25438
844 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
845 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
846 64-bit-only warning.
847 (check_word_reg): Consistently error on mismatching register
848 size and suffix.
849 * testsuite/gas/i386/general.s: Replace dword GPR with word one
850 for movw. Replace suffix / GPR for orb.
851 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
852 byte GPRs as well as ones for inb/outb with a word accumulator.
853 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
854 testsuite/gas/i386/inval.l: Adjust expectations.
855
5de4d9ef
JB
8562020-02-12 Jan Beulich <jbeulich@suse.com>
857
858 * config/tc-i386.c (operand_type_register_match): Also fall
859 through initial two if()-s when the template allows for a GPR
860 operand. Adjust comment.
861
50128d0c
JB
8622020-02-11 Jan Beulich <jbeulich@suse.com>
863
864 (struct _i386_insn): New field "short_form".
865 (optimize_encoding): Drop setting of shortform field.
866 (process_suffix): Set i.short_form. Replace shortform use.
867 (process_operands): Replace shortform use.
868
1ed818b4
MM
8692020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
870
871 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
872 loop initial declaration.
873
5aae9ae9
MM
8742020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
875
876 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
877 instructions that can have 5 arguments.
878 (enum operand_parse_code): Add new operands.
879 (parse_operands): Account for new operands.
880 (S5): New macro.
881 (enum neon_shape_el): Introduce P suffixes for coprocessor.
882 (neon_select_shape): Account for P suffix.
883 (LOW1): Move macro to global position.
884 (HI4): Move macro to global position.
885 (vcx_assign_vec_d): New.
886 (vcx_assign_vec_m): New.
887 (vcx_assign_vec_n): New.
888 (enum vcx_reg_type): New.
889 (vcx_get_reg_type): New.
890 (vcx_size_pos): New.
891 (vcx_vec_pos): New.
892 (vcx_handle_shape): New.
893 (vcx_ensure_register_in_range): New.
894 (vcx_handle_register_arguments): New.
895 (vcx_handle_insn_block): New.
896 (vcx_handle_common_checks): New.
897 (do_vcx1): New.
898 (do_vcx2): New.
899 (do_vcx3): New.
900 * testsuite/gas/arm/cde-missing-fp.d: New test.
901 * testsuite/gas/arm/cde-missing-fp.l: New test.
902 * testsuite/gas/arm/cde-missing-mve.d: New test.
903 * testsuite/gas/arm/cde-missing-mve.l: New test.
904 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
905 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
906 * testsuite/gas/arm/cde-mve.s: New test.
907 * testsuite/gas/arm/cde-warnings.l:
908 * testsuite/gas/arm/cde-warnings.s:
909 * testsuite/gas/arm/cde.d:
910 * testsuite/gas/arm/cde.s:
911
4934a27c
MM
9122020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
913 Matthew Malcomson <matthew.malcomson@arm.com>
914
915 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
916 CDE coprocessor that can be enabled.
917 (enum pred_instruction_type): New pred type.
918 (BAD_NO_VPT): New error message.
919 (BAD_CDE): New error message.
920 (BAD_CDE_COPROC): New error message.
921 (enum operand_parse_code): Add new immediate operands.
922 (parse_operands): Account for new immediate operands.
923 (check_cde_operand): New.
924 (cde_coproc_enabled): New.
925 (cde_coproc_pos): New.
926 (cde_handle_coproc): New.
927 (cxn_handle_predication): New.
928 (do_custom_instruction_1): New.
929 (do_custom_instruction_2): New.
930 (do_custom_instruction_3): New.
931 (do_cx1): New.
932 (do_cx1a): New.
933 (do_cx1d): New.
934 (do_cx1da): New.
935 (do_cx2): New.
936 (do_cx2a): New.
937 (do_cx2d): New.
938 (do_cx2da): New.
939 (do_cx3): New.
940 (do_cx3a): New.
941 (do_cx3d): New.
942 (do_cx3da): New.
943 (handle_pred_state): Define new IT block behaviour.
944 (insns): Add newn CX*{,d}{,a} instructions.
945 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
946 Define new cdecp extension strings.
947 * doc/c-arm.texi: Document new cdecp extension arguments.
948 * testsuite/gas/arm/cde-scalar.d: New test.
949 * testsuite/gas/arm/cde-scalar.s: New test.
950 * testsuite/gas/arm/cde-warnings.d: New test.
951 * testsuite/gas/arm/cde-warnings.l: New test.
952 * testsuite/gas/arm/cde-warnings.s: New test.
953 * testsuite/gas/arm/cde.d: New test.
954 * testsuite/gas/arm/cde.s: New test.
955
4b5aaf5f
L
9562020-02-10 H.J. Lu <hongjiu.lu@intel.com>
957
958 PR gas/25516
959 * config/tc-i386.c (intel64): Renamed to ...
960 (isa64): This.
961 (match_template): Accept Intel64 only instruction by default.
962 (i386_displacement): Updated.
963 (md_parse_option): Updated.
964 * c-i386.texi: Update -mamd64/-mintel64 documentation.
965 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
966 -mamd64 to x86-64-sysenter-amd.
967 * testsuite/gas/i386/x86-64-sysenter.d: New file.
968
33176d91
AM
9692020-02-10 Alan Modra <amodra@gmail.com>
970
971 * config/obj-elf.c (obj_elf_change_section): Error for section
972 type, attr or entsize changes in assembly.
973 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
974 * testsuite/gas/elf/section5.l: Update.
975
82194874
AM
9762020-02-10 Alan Modra <amodra@gmail.com>
977
978 * output-file.c (output_file_close): Do a normal close when
979 flag_always_generate_output.
980 * write.c (write_object_file): Don't stop output when
981 flag_always_generate_output.
982
9fc0b501
SB
9832020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
984
985 PR 25469
986 * config/tc-z80.c: Add -gbz80 command line option to generate code
987 for the GameBoy Z80. Add support for generating DWARF.
988 * config/tc-z80.h: Add support for DWARF debug information
989 generation.
990 * doc/c-z80.texi: Document new command line option.
991 * testsuite/gas/z80/gbz80_all.d: New file.
992 * testsuite/gas/z80/gbz80_all.s: New file.
993 * testsuite/gas/z80/z80.exp: Run the new tests.
994 * testsuite/gas/z80/z80n_all.d: New file.
995 * testsuite/gas/z80/z80n_all.s: New file.
996 * testsuite/gas/z80/z80n_reloc.d: New file.
997
b7d07216
L
9982020-02-06 H.J. Lu <hongjiu.lu@intel.com>
999
1000 PR gas/25381
1001 * config/obj-elf.c (get_section): Also check
1002 linked_to_symbol_name.
1003 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
1004 (obj_elf_parse_section_letters): Handle the 'o' flag.
1005 (build_group_lists): Renamed to ...
1006 (build_additional_section_info): This. Set elf_linked_to_section
1007 from map_head.linked_to_symbol_name.
1008 (elf_adjust_symtab): Updated.
1009 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
1010 * doc/as.texi: Document the 'o' flag.
1011 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
1012 * testsuite/gas/elf/section18.d: New file.
1013 * testsuite/gas/elf/section18.s: Likewise.
1014 * testsuite/gas/elf/section19.d: Likewise.
1015 * testsuite/gas/elf/section19.s: Likewise.
1016 * testsuite/gas/elf/section20.d: Likewise.
1017 * testsuite/gas/elf/section20.s: Likewise.
1018 * testsuite/gas/elf/section21.d: Likewise.
1019 * testsuite/gas/elf/section21.l: Likewise.
1020 * testsuite/gas/elf/section21.s: Likewise.
1021
5eb617a7
L
10222020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1023
1024 * NEWS: Mention x86 assembler options to align branches for
1025 binutils 2.34.
1026
986ac314
L
10272020-02-06 H.J. Lu <hongjiu.lu@intel.com>
1028
1029 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
1030 only for ELF targets.
1031 * testsuite/gas/i386/unique.d: Don't xfail.
1032 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1033
19234a6d
AM
10342020-02-06 Alan Modra <amodra@gmail.com>
1035
1036 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
1037 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1038
02e0be69
AM
10392020-02-06 Alan Modra <amodra@gmail.com>
1040
1041 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
1042 xfail, and rename test.
1043 * testsuite/gas/elf/section12b.d: Likewise.
1044 * testsuite/gas/elf/section16a.d: Likewise.
1045 * testsuite/gas/elf/section16b.d: Likewise.
1046
a8c4d40b
L
10472020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1048
1049 PR gas/25380
1050 * config/obj-elf.c (section_match): Removed.
1051 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
1052 section_id.
1053 (obj_elf_change_section): Replace info and group_name arguments
1054 with match_p. Also update the section ID and flags from match_p.
1055 (obj_elf_section): Handle "unique,N". Update call to
1056 obj_elf_change_section.
1057 * config/obj-elf.h (elf_section_match): New.
1058 (obj_elf_change_section): Updated.
1059 * config/tc-arm.c (start_unwind_section): Update call to
1060 obj_elf_change_section.
1061 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
1062 * config/tc-microblaze.c (microblaze_s_data): Likewise.
1063 (microblaze_s_sdata): Likewise.
1064 (microblaze_s_rdata): Likewise.
1065 (microblaze_s_bss): Likewise.
1066 * config/tc-mips.c (s_change_section): Likewise.
1067 * config/tc-msp430.c (msp430_profiler): Likewise.
1068 * config/tc-rx.c (parse_rx_section): Likewise.
1069 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
1070 * doc/as.texi: Document "unique,N" in .section directive.
1071 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
1072 * testsuite/gas/elf/section15.d: New file.
1073 * testsuite/gas/elf/section15.s: Likewise.
1074 * testsuite/gas/elf/section16.s: Likewise.
1075 * testsuite/gas/elf/section16a.d: Likewise.
1076 * testsuite/gas/elf/section16b.d: Likewise.
1077 * testsuite/gas/elf/section17.d: Likewise.
1078 * testsuite/gas/elf/section17.l: Likewise.
1079 * testsuite/gas/elf/section17.s: Likewise.
1080 * testsuite/gas/i386/unique.d: Likewise.
1081 * testsuite/gas/i386/unique.s: Likewise.
1082 * testsuite/gas/i386/x86-64-unique.d: Likewise.
1083 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
1084
575d37ae
L
10852020-02-02 H.J. Lu <hongjiu.lu@intel.com>
1086
1087 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
1088
2384096c
G
10892020-02-01 Anthony Green <green@moxielogic.com>
1090
1091 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
1092
95441c43
SL
10932020-01-31 Sandra Loosemore <sandra@codesourcery.com>
1094
1095 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
1096 %tls_ldo.
1097
d465d695
AV
10982020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
1099
1100 PR gas/25472
1101 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
1102 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
1103 +mve.
1104 * testsuite/gas/arm/mve_dsp.d: New test.
1105
d26cc8a9
NC
11062020-01-31 Nick Clifton <nickc@redhat.com>
1107
1108 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
1109 rather than BFD_RELOC_NONE.
1110
90e9955a
SP
11112020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
1112
1113 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
1114 to support VLDMIA instruction for MVE.
1115 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
1116 instruction for MVE.
1117 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
1118 instruction for MVE.
1119 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
1120 instruction for MVE.
1121 * testsuite/gas/arm/mve-ldst.d: New test.
1122 * testsuite/gas/arm/mve-ldst.s: Likewise.
1123
53943f32
NC
11242020-01-31 Nick Clifton <nickc@redhat.com>
1125
1126 * po/fr.po: Updated French translation.
1127 * po/ru.po: Updated Russian translation.
1128
c3036ed0
RS
11292020-01-31 Richard Sandiford <richard.sandiford@arm.com>
1130
1131 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
1132 .s for the movprfx.
1133 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
1134 * testsuite/gas/aarch64/sve-movprfx_28.d,
1135 * testsuite/gas/aarch64/sve-movprfx_28.l,
1136 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
1137
2ae4c703
JB
11382020-01-30 Jan Beulich <jbeulich@suse.com>
1139
1140 * config/tc-i386.c (output_disp): Tighten base_opcode check.
1141 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
1142 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
1143 Adjust expectations.
1144
bd434cc4
JM
11452020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
1146
1147 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
1148 * testsuite/gas/bpf/alu-be.d: Likewise.
1149 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
1150 * testsuite/gas/bpf/alu32-be.d: Likewise.
1151
aeab2b26
JB
11522020-01-30 Jan Beulich <jbeulich@suse.com>
1153
1154 * testsuite/gas/i386/x86-64-branch-2.s,
1155 testsuite/gas/i386/x86-64-branch-4.s,
1156 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
1157 * testsuite/gas/i386/ilp32/x86-64-branch.d,
1158 testsuite/gas/i386/x86-64-branch-2.d,
1159 testsuite/gas/i386/x86-64-branch-4.l,
1160 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
1161
873494c8
JB
11622020-01-30 Jan Beulich <jbeulich@suse.com>
1163
1164 * config/tc-i386.c (process_suffix): .
1165 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
1166 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
1167 Add LRETQ case.
1168 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
1169 suffix.
1170 testsuite/gas/i386/x86_64.s: Add RETF cases.
1171 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
1172 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
1173 testsuite/gas/i386/x86-64-opcode.d,
1174 testsuite/gas/i386/x86-64-suffix-intel.d,
1175 testsuite/gas/i386/x86-64-suffix.d,
1176 testsuite/gas/i386/x86_64-intel.d
1177 testsuite/gas/i386/x86_64.d: Adjust expectations.
1178 * testsuite/gas/i386/x86-64-suffix.e,
1179 testsuite/gas/i386/x86_64.e: New.
1180
62b3f548
JB
11812020-01-30 Jan Beulich <jbeulich@suse.com>
1182
1183 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
1184 special case.
1185
bc31405e
L
11862020-01-27 H.J. Lu <hongjiu.lu@intel.com>
1187
1188 PR binutils/25445
1189 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
1190 movsxd.
1191 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
1192 differences. Document movslq and movsxd.
1193 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
1194 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
1195 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
1196 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
1197 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
1198 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
1199 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
1200 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
1201 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
1202 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
1203 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
1204
e3696f67
AM
12052020-01-27 Alan Modra <amodra@gmail.com>
1206
1207 * testsuite/gas/all/gas.exp: Replace case statements with switch
1208 statements.
1209 * testsuite/gas/elf/elf.exp: Likewise.
1210 * testsuite/gas/macros/macros.exp: Likewise.
1211 * testsuite/lib/gas-defs.exp: Likewise.
1212
7568c93b
TC
12132020-01-27 Tamar Christina <tamar.christina@arm.com>
1214
1215 PR 25403
1216 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
1217 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
1218
403d1bd9
JW
12192020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
1220
1221 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
1222 s exts must be known, so rename *ok* to *fail*.
1223 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
1224 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
1225 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
1226 above change.
1227 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
1228 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
1229
be4c5e58
L
12302020-01-22 H.J. Lu <hongjiu.lu@intel.com>
1231
1232 PR gas/25438
1233 * config/tc-i386.c (check_long_reg): Always disallow double word
1234 suffix in mnemonic with word general register.
1235 * testsuite/gas/i386/general.s: Replace word general register
1236 with double word general register for movl.
1237 * testsuite/gas/i386/inval.s: Add tests for movl with word general
1238 register.
1239 * testsuite/gas/i386/general.l: Updated.
1240 * testsuite/gas/i386/inval.l: Likewise.
1241
9e7028aa
AM
12422020-01-22 Alan Modra <amodra@gmail.com>
1243
1244 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
1245 __tls_get_addr_desc and __tls_get_addr_opt.
1246
e3ed17f3
JB
12472020-01-21 Jan Beulich <jbeulich@suse.com>
1248
1249 * testsuite/gas/i386/inval-crc32.s,
1250 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
1251 * testsuite/gas/i386/inval-crc32.l,
1252 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
1253
1a035124
JB
12542020-01-21 Jan Beulich <jbeulich@suse.com>
1255
1256 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
1257 generic code path. Deal with No_lSuf being set in a template.
1258 * testsuite/gas/i386/inval-crc32.l,
1259 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
1260 instead of error(s) when operand size is ambiguous.
1261 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1262 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
1263 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
1264 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
1265 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
1266 Adjust expectations.
1267
c006a730
JB
12682020-01-21 Jan Beulich <jbeulich@suse.com>
1269
1270 * config/tc-i386.c (process_suffix): Drop SYSRET special case
1271 and an intel_syntax check. Re-write lack-of-suffix processing
1272 logic.
1273 * doc/c-i386.texi: Document operand size defaults for suffix-
1274 less AT&T syntax insns.
1275 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
1276 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
1277 testsuite/gas/i386/x86-64-avx-scalar.s,
1278 testsuite/gas/i386/x86-64-avx.s,
1279 testsuite/gas/i386/x86-64-bundle.s,
1280 testsuite/gas/i386/x86-64-intel64.s,
1281 testsuite/gas/i386/x86-64-lock-1.s,
1282 testsuite/gas/i386/x86-64-opcode.s,
1283 testsuite/gas/i386/x86-64-sse2avx.s,
1284 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
1285 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
1286 testsuite/gas/i386/x86-64-nops.s,
1287 testsuite/gas/i386/x86-64-ptwrite.s,
1288 testsuite/gas/i386/x86-64-simd.s,
1289 testsuite/gas/i386/x86-64-sse-noavx.s,
1290 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
1291 insns.
1292 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
1293 testsuite/gas/i386/noreg64.s: Add further tests.
1294 * testsuite/gas/i386/ilp32/x86-64-nops.d,
1295 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
1296 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
1297 testsuite/gas/i386/sse-noavx.d,
1298 testsuite/gas/i386/x86-64-intel64.d,
1299 testsuite/gas/i386/x86-64-nops.d,
1300 testsuite/gas/i386/x86-64-opcode.d,
1301 testsuite/gas/i386/x86-64-ptwrite-intel.d,
1302 testsuite/gas/i386/x86-64-ptwrite.d,
1303 testsuite/gas/i386/x86-64-simd-intel.d,
1304 testsuite/gas/i386/x86-64-simd-suffix.d,
1305 testsuite/gas/i386/x86-64-simd.d,
1306 testsuite/gas/i386/x86-64-sse-noavx.d
1307 testsuite/gas/i386/x86-64-suffix.d,
1308 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
1309 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
1310 testsuite/gas/i386/noreg64.l: New.
1311 * testsuite/gas/i386/i386.exp: Run new tests.
1312
c906a69a
JB
13132020-01-21 Jan Beulich <jbeulich@suse.com>
1314
1315 * testsuite/gas/i386/avx512_bf16_vl.s,
1316 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
1317 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
1318 broadcast forms of VCVTNEPS2BF16.
1319 * testsuite/gas/i386/avx512_bf16_vl.d,
1320 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
1321
26916852
NC
13222020-01-20 Nick Clifton <nickc@redhat.com>
1323
1324 * po/uk.po: Updated Ukranian translation.
1325
14470f07
L
13262020-01-20 H.J. Lu <hongjiu.lu@intel.com>
1327
1328 PR ld/25416
1329 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
1330 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
1331 x32 object.
1332 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
1333 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
1334 R_X86_64_GOTPC32_TLSDESC relocation.
1335
1b1bb2c6
NC
13362020-01-18 Nick Clifton <nickc@redhat.com>
1337
1338 * configure: Regenerate.
1339 * po/gas.pot: Regenerate.
1340
ae774686
NC
13412020-01-18 Nick Clifton <nickc@redhat.com>
1342
1343 Binutils 2.34 branch created.
1344
42e04b36
L
13452020-01-17 H.J. Lu <hongjiu.lu@intel.com>
1346
1347 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
1348 with vex_encoding_vex.
1349 (parse_insn): Likewise.
1350 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
1351 and {vex3} documentation.
1352 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
1353 {vex}.
1354 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
1355
2da2eaf4
AV
13562020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1357
1358 PR 25376
1359 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
1360 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
1361 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
1362 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
1363 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
1364 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
1365
45a4bb20
JB
13662020-01-16 Jan Beulich <jbeulich@suse.com>
1367
1368 * config/tc-i386.c (match_template): Drop found_cpu_match local
1369 variable.
1370
4814632e
JB
13712020-01-16 Jan Beulich <jbeulich@suse.com>
1372
1373 * testsuite/gas/i386/avx512dq-inval.l,
1374 testsuite/gas/i386/avx512dq-inval.s: New.
1375 * testsuite/gas/i386/i386.exp: Run new test.
1376
131cb553
JL
13772020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
1378
1379 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
1380 relocations when the target is 430X, except when extracting part of an
1381 expression.
1382 (msp430_srcoperand): Adjust comment.
1383 Initialize the expp member of the msp430_operand_s struct as
1384 appropriate.
1385 (msp430_dstoperand): Likewise.
1386 * testsuite/gas/msp430/msp430.exp: Run new test.
1387 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
1388 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
1389
c24d0e8d
AM
13902020-01-15 Alan Modra <amodra@gmail.com>
1391
1392 * configure.tgt: Add sparc-*-freebsd case.
1393
e44925ae
LC
13942020-01-14 Lili Cui <lili.cui@intel.com>
1395
1396 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
1397 * testsuite/gas/i386/align-branch-1b.d: Likewise.
1398 * testsuite/gas/i386/align-branch-1c.d: Likewise.
1399 * testsuite/gas/i386/align-branch-1d.d: Likewise.
1400 * testsuite/gas/i386/align-branch-1e.d: Likewise.
1401 * testsuite/gas/i386/align-branch-1f.d: Likewise.
1402 * testsuite/gas/i386/align-branch-1g.d: Likewise.
1403 * testsuite/gas/i386/align-branch-1h.d: Likewise.
1404 * testsuite/gas/i386/align-branch-1i.d: Likewise.
1405 * testsuite/gas/i386/align-branch-5.d: Likewise.
1406 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
1407 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
1408 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
1409 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
1410 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
1411 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
1412 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
1413 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
1414 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
1415 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
1416 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
1417 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
1418
7a6bf3be
SB
14192020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1420
1421 PR 25377
1422 * config/tc-z80.c: Add support for half precision, single
1423 precision and double precision floating point values.
1424 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1425 * doc/as.texi: Add new z80 command line options.
1426 * doc/c-z80.texi: Document new z80 command line options.
1427 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1428 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1429 * testsuite/gas/z80/z80.exp: Run the new test.
1430 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1431 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1432 * testsuite/gas/z80/strings.d: Update expected output.
1433
82e9597c
MM
14342020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1435
1436 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1437 dependency.
1438
5e4f7e05
CZ
14392020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1440
1441 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1442 the CPU.
1443 * config/tc-arc.h: Add header if/defs.
1444 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1445
febda64f
AM
14462020-01-13 Alan Modra <amodra@gmail.com>
1447
1448 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1449
5496abe1
AM
14502020-01-13 Alan Modra <amodra@gmail.com>
1451
1452 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1453 insertion.
1454
ec4181f2
AM
14552020-01-10 Alan Modra <amodra@gmail.com>
1456
1457 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1458 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1459
40c75bc8
SB
14602020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1461
1462 PR 25224
1463 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1464 opcode byte values.
1465 (emit_ld_r_r): Likewise.
1466 (emit_ld_rr_m): Likewise.
1467 (emit_ld_rr_nn): Likewise.
1468
72aea328
JB
14692020-01-09 Jan Beulich <jbeulich@suse.com>
1470
1471 * config/tc-i386.c (optimize_encoding): Add
1472 is_any_vex_encoding() invocations. Drop respective
1473 i.tm.extension_opcode == None checks.
1474
3f93af61
JB
14752020-01-09 Jan Beulich <jbeulich@suse.com>
1476
1477 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1478 REX transformations. Correct comment indentation.
1479
7697afb6
JB
14802020-01-09 Jan Beulich <jbeulich@suse.com>
1481
1482 * config/tc-i386.c (optimize_encoding): Generalize register
1483 transformation for TEST optimization.
1484
d835a58b
JB
14852020-01-09 Jan Beulich <jbeulich@suse.com>
1486
1487 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1488 testsuite/gas/i386/x86-64-sysenter-amd.d,
1489 testsuite/gas/i386/x86-64-sysenter-amd.l,
1490 testsuite/gas/i386/x86-64-sysenter-intel.d,
1491 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1492 * testsuite/gas/i386/i386.exp: Run new tests.
1493
915808f6
NC
14942020-01-08 Nick Clifton <nickc@redhat.com>
1495
1496 PR 25284
1497 * doc/as.texi (Align): Document the fact that all arguments can be
1498 omitted.
1499 (Balign): Likewise.
1500 (P2align): Likewise.
1501
f1f28025
NC
15022020-01-08 Nick Clifton <nickc@redhat.com>
1503
1504 PR 14891
1505 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1506 already defined as a different symbol type.
1507 * testsuite/gas/elf/pr14891.s: New test source file.
1508 * testsuite/gas/elf/pr14891.d: New test driver.
1509 * testsuite/gas/elf/pr14891.s: New test expected error output.
1510 * testsuite/gas/elf/elf.exp: Run the new test.
1511
030a2e78
AM
15122020-01-08 Alan Modra <amodra@gmail.com>
1513
1514 * config/tc-z8k.c (md_begin): Make idx unsigned.
1515 (get_specific): Likewise for this_index.
1516
2a1ebfb2
CZ
15172020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1518
1519 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1520 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1521 (md_operand): Set X_md to absent.
1522 (arc_parse_name): Check for X_md.
1523
16d87673
SB
15242020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1525
1526 PR 25311
1527 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1528 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1529 NO_STRING_ESCAPES.
1530 * read.c (next_char_of_string): Likewise.
1531 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1532 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1533
a2322019
NC
15342020-01-03 Nick Clifton <nickc@redhat.com>
1535
1536 * po/sv.po: Updated Swedish translation.
1537
5437a02a
JB
15382020-01-03 Jan Beulich <jbeulich@suse.com>
1539
1540 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1541 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1542
567dfba2
JB
15432020-01-03 Jan Beulich <jbeulich@suse.com>
1544
1545 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1546 by-element usdot. Add 64-bit form tests for by-element sudot.
1547 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1548
8c45011a
JB
15492020-01-03 Jan Beulich <jbeulich@suse.com>
1550
1551 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1552 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1553
f4950f76
JB
15542020-01-03 Jan Beulich <jbeulich@suse.com>
1555
1556 * testsuite/gas/aarch64/f64mm.d,
1557 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1558
6655dba2
SB
15592020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1560
1561 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1562 support for assembler code generated by SDCC. Add new relocation
1563 types. Add z80-elf target support.
1564 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1565 labels. Local labels starts from ".L".
1566 * NEWS: Mention the new support.
1567 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1568 * testsuite/gas/all/fwdexp.s: Likewise.
1569 * testsuite/gas/all/cond.l: Likewise.
1570 * testsuite/gas/all/cond.s: Likewise.
1571 * testsuite/gas/all/fwdexp.d: Likewise.
1572 * testsuite/gas/all/fwdexp.s: Likewise.
1573 * testsuite/gas/elf/section2.e-mips: Likewise.
1574 * testsuite/gas/elf/section2.l: Likewise.
1575 * testsuite/gas/elf/section2.s: Likewise.
1576 * testsuite/gas/macros/app1.d: Likewise.
1577 * testsuite/gas/macros/app1.s: Likewise.
1578 * testsuite/gas/macros/app2.d: Likewise.
1579 * testsuite/gas/macros/app2.s: Likewise.
1580 * testsuite/gas/macros/app3.d: Likewise.
1581 * testsuite/gas/macros/app3.s: Likewise.
1582 * testsuite/gas/macros/app4.d: Likewise.
1583 * testsuite/gas/macros/app4.s: Likewise.
1584 * testsuite/gas/macros/app4b.s: Likewise.
1585 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1586 * testsuite/gas/z80/z80.exp: Add new tests
1587 * testsuite/gas/z80/dollar.d: New file.
1588 * testsuite/gas/z80/dollar.s: New file.
1589 * testsuite/gas/z80/ez80_adl_all.d: New file.
1590 * testsuite/gas/z80/ez80_adl_all.s: New file.
1591 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1592 * testsuite/gas/z80/ez80_isuf.s: New file.
1593 * testsuite/gas/z80/ez80_z80_all.d: New file.
1594 * testsuite/gas/z80/ez80_z80_all.s: New file.
1595 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1596 * testsuite/gas/z80/r800_extra.d: New file.
1597 * testsuite/gas/z80/r800_extra.s: New file.
1598 * testsuite/gas/z80/r800_ii8.d: New file.
1599 * testsuite/gas/z80/r800_z80_doc.d: New file.
1600 * testsuite/gas/z80/z180.d: New file.
1601 * testsuite/gas/z80/z180.s: New file.
1602 * testsuite/gas/z80/z180_z80_doc.d: New file.
1603 * testsuite/gas/z80/z80_doc.d: New file.
1604 * testsuite/gas/z80/z80_doc.s: New file.
1605 * testsuite/gas/z80/z80_ii8.d: New file.
1606 * testsuite/gas/z80/z80_ii8.s: New file.
1607 * testsuite/gas/z80/z80_in_f_c.d: New file.
1608 * testsuite/gas/z80/z80_in_f_c.s: New file.
1609 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1610 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1611 * testsuite/gas/z80/z80_out_c_0.d: New file.
1612 * testsuite/gas/z80/z80_out_c_0.s: New file.
1613 * testsuite/gas/z80/z80_reloc.d: New file.
1614 * testsuite/gas/z80/z80_reloc.s: New file.
1615 * testsuite/gas/z80/z80_sli.d: New file.
1616 * testsuite/gas/z80/z80_sli.s: New file.
1617
a65b5de6
SN
16182020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1619
1620 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1621 REGLIST_RN.
1622
b14ce8bf
AM
16232020-01-01 Alan Modra <amodra@gmail.com>
1624
1625 Update year range in copyright notice of all files.
1626
0b114740 1627For older changes see ChangeLog-2019
3499769a 1628\f
0b114740 1629Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM
1630
1631Copying and distribution of this file, with or without modification,
1632are permitted in any medium without royalty provided the copyright
1633notice and this notice are preserved.
1634
1635Local Variables:
1636mode: change-log
1637left-margin: 8
1638fill-column: 74
1639version-control: never
1640End:
This page took 0.376854 seconds and 4 git commands to generate.