Make target_ops::has_execution take an 'inferior *' instead of a ptid_t
[deliverable/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
96a84ea3 2
6655dba2
SB
3* Add support for Zilog eZ80 and Zilog Z180 CPUs.
4
5* Add support for z80-elf target.
6
7* Add support for relocation of each byte or word of multibyte value to Z80
8 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
9 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
10
11* Add SDCC support for Z80 targets.
12
60391a25
PB
13Changes in 2.33:
14
7738ddb4
MM
15* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
16 instructions.
17
18* Add support for the Arm Transactional Memory Extension (TME)
19 instructions.
20
514bbb0f
AV
21* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
22 instructions.
23
b20d3859
BW
24* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
25 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
26 time option to set the default behavior. Set the default if the configure
27 option is not used to "no".
6f2117ba 28
546053ac
DZ
29* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
30 processors.
31
32* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
33 Cortex-A76AE, and Cortex-A77 processors.
34
b20d3859
BW
35* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
36 floating point literals. Add .float16_format directive and
37 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
38 encoding.
39
66f8b2cb
AB
40* Add --gdwarf-cie-version command line flag. This allows control over which
41 version of DWARF CIE the assembler creates.
42
f974f26c
NC
43Changes in 2.32:
44
03751133
L
45* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
46 VEX.W-ignored (WIG) VEX instructions.
47
b4a3a7b4
L
48* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
49 notes. Add a --enable-x86-used-note configure time option to set the
50 default behavior. Set the default if the configure option is not used
51 to "no".
52
a693765e
CX
53* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
54
bdc6c06e
CX
55* Add support for the MIPS Loongson EXTensions (EXT) instructions.
56
716c08de
CX
57* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
58
b8891f8d
AJ
59* Add support for the C-SKY processor series.
60
8095d2f7
CX
61* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
62 ASE.
63
719d8288
NC
64Changes in 2.31:
65
fc6141f0
NC
66* The ADR and ADRL pseudo-instructions supported by the ARM assembler
67 now only set the bottom bit of the address of thumb function symbols
68 if the -mthumb-interwork command line option is active.
69
6f20c942
FS
70* Add support for the MIPS Global INValidate (GINV) ASE.
71
730c3174
SE
72* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
73
7b4ae824
JD
74* Add support for the Freescale S12Z architecture.
75
0df8ad28
NC
76* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
77 Build Attribute notes if none are present in the input sources. Add a
78 --enable-generate-build-notes=[yes|no] configure time option to set the
79 default behaviour. Set the default if the configure option is not used
80 to "no".
81
bd5dea88
L
82* Remove -mold-gcc command-line option for x86 targets.
83
b6f8c7c4
L
84* Add -O[2|s] command-line options to x86 assembler to enable alternate
85 shorter instruction encoding.
86
8f065d3b 87* Add support for .nops directive. It is currently supported only for
62a02d25
L
88 x86 targets.
89
9176ac5b
NC
90Changes in 2.30:
91
ba8826a8
AO
92* Add support for loaction views in DWARF debug line information.
93
55a09eb6
TG
94Changes in 2.29:
95
a91e1603
L
96* Add support for ELF SHF_GNU_MBIND.
97
f96bd6c2
PC
98* Add support for the WebAssembly file format and wasm32 ELF conversion.
99
7e0de605 100* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
101 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
102 that the registers are invalid.
7e0de605 103
93f11b16
DD
104* Add support for the Texas Instruments PRU processor.
105
0cda1e19
TP
106* Support for the ARMv8-R architecture and Cortex-R52 processor has been
107 added to the ARM port.
ced40572 108
9703a4ef
TG
109Changes in 2.28:
110
e23eba97
NC
111* Add support for the RISC-V architecture.
112
b19ea8d2 113* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 114
96a84ea3
TG
115Changes in 2.27:
116
4e3e1fdf
L
117* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
118
2edb36e7
NC
119* Add --no-pad-sections to stop the assembler from padding the end of output
120 sections up to their alignment boundary.
121
15afaa63
TP
122* Support for the ARMv8-M architecture has been added to the ARM port. Support
123 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
124 port.
125
f36e33da
CZ
126* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
127 .extCoreRegister pseudo-ops that allow an user to define custom
128 instructions, conditional codes, auxiliary and core registers.
129
b8871f35
L
130* Add a configure option --enable-elf-stt-common to decide whether ELF
131 assembler should generate common symbols with the STT_COMMON type by
132 default. Default to no.
133
a05a5b64 134* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
135 whether to generate common symbols with the STT_COMMON type.
136
9fb71ee4
NC
137* Add ability to set section flags and types via numeric values for ELF
138 based targets.
81c23f82 139
0cb4071e
L
140* Add a configure option --enable-x86-relax-relocations to decide whether
141 x86 assembler should generate relax relocations by default. Default to
142 yes, except for x86 Solaris targets older than Solaris 12.
143
a05a5b64 144* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
145 whether to generate relax relocations.
146
a05a5b64 147* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
148 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
149
4670103e
CZ
150* Add assembly-time relaxation option for ARC cpus.
151
9004b6bd
AB
152* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
153 cpu type to be adjusted at configure time.
154
7feec526
TG
155Changes in 2.26:
156
edeefb67
L
157* Add a configure option --enable-compressed-debug-sections={all,gas} to
158 decide whether DWARF debug sections should be compressed by default.
e12fe555 159
886a2506
NC
160* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
161 assembler support for Argonaut RISC architectures.
162
d02603dc
NC
163* Symbol and label names can now be enclosed in double quotes (") which allows
164 them to contain characters that are not part of valid symbol names in high
165 level languages.
166
f33026a9
MW
167* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
168 previous spelling, -march=armv6zk, is still accepted.
169
88f0ea34
MW
170* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
171 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
172 extensions has also been added to the Aarch64 port.
173
a5932920
MW
174* Support for the ARMv8.1 architecture has been added to the ARM port. Support
175 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
176 been added to the ARM port.
177
ea556d25
L
178* Extend --compress-debug-sections option to support
179 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
180 targets.
181
0d2b51ad
L
182* --compress-debug-sections is turned on for Linux/x86 by default.
183
c50415e2
TG
184Changes in 2.25:
185
f36e8886
BS
186* Add support for the AVR Tiny microcontrollers.
187
73589c9d
CS
188* Replace support for openrisc and or32 with support for or1k.
189
2e6976a8 190* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 191 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 192
35c08157
KLC
193* Add support for the Andes NDS32.
194
58ca03a2
TG
195Changes in 2.24:
196
13761a11
NC
197* Add support for the Texas Instruments MSP430X processor.
198
a05a5b64 199* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
200 generation of DWARF .debug_line sections.
201
36591ba1
SL
202* Add support for Altera Nios II.
203
a3c62988
NC
204* Add support for the Imagination Technologies Meta processor.
205
5bf135a7
NC
206* Add support for the v850e3v5.
207
e8044f35
RS
208* Remove assembler support for MIPS ECOFF targets.
209
af18cb59
TG
210Changes in 2.23:
211
da2bb560
NC
212* Add support for the 64-bit ARM architecture: AArch64.
213
6927f982
NC
214* Add support for S12X processor.
215
b9c361e0
JL
216* Add support for the VLE extension to the PowerPC architecture.
217
f6c1a2d5
NC
218* Add support for the Freescale XGATE architecture.
219
fa94de6b
RM
220* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
221 directives. These are currently available only for x86 and ARM targets.
222
99c513f6
DD
223* Add support for the Renesas RL78 architecture.
224
cfb8c092
NC
225* Add support for the Adapteva EPIPHANY architecture.
226
fe13e45b 227* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 228
a7142d94
TG
229Changes in 2.22:
230
69f56ae1 231* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 232
90b3661c 233Changes in 2.21:
44f45767 234
5fec8599
L
235* Gas no longer requires doubling of ampersands in macros.
236
40b36596
JM
237* Add support for the TMS320C6000 (TI C6X) processor family.
238
31907d5e
DK
239* GAS now understands an extended syntax in the .section directive flags
240 for COFF targets that allows the section's alignment to be specified. This
241 feature has also been backported to the 2.20 release series, starting with
242 2.20.1.
243
c7927a3c
NC
244* Add support for the Renesas RX processor.
245
a05a5b64 246* New command-line option, --compress-debug-sections, which requests
700c4060
CC
247 compression of DWARF debug information sections in the relocatable output
248 file. Compressed debug sections are supported by readelf, objdump, and
249 gold, but not currently by Gnu ld.
250
81c23f82
TG
251Changes in 2.20:
252
1cd986c5
NC
253* Added support for v850e2 and v850e2v3.
254
3e7a7d11
NC
255* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
256 pseudo op. It marks the symbol as being globally unique in the entire
257 process.
258
c921be7d
NC
259* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
260 in binary rather than text.
6e33da12 261
c1711530
DK
262* Add support for common symbol alignment to PE formats.
263
92846e72
CC
264* Add support for the new discriminator column in the DWARF line table,
265 with a discriminator operand for the .loc directive.
266
c3b7224a
NC
267* Add support for Sunplus score architecture.
268
d8045f23
NC
269* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
270 indicate that if the symbol is the target of a relocation, its value should
271 not be use. Instead the function should be invoked and its result used as
272 the value.
fa94de6b 273
84e94c90
NC
274* Add support for Lattice Mico32 (lm32) architecture.
275
fa94de6b 276* Add support for Xilinx MicroBlaze architecture.
caa03924 277
6e33da12
TG
278Changes in 2.19:
279
4f6d9c90
DJ
280* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
281 tables without runtime relocation.
282
a05a5b64 283* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
284 adds compatibility with H'00 style hex constants.
285
a05a5b64 286* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
287 targets.
288
a05a5b64 289* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
290 generate a listing output. The 'g' sub-option will insert into the listing
291 various information about the assembly, such as assembler version, the
a05a5b64 292 command-line options used, and a time stamp.
83f10cb2 293
a05a5b64 294* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
295 instructions with VEX prefix.
296
f1f8f695 297* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 298
a05a5b64 299* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
300 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
301 -mnaked-reg and -mold-gcc, for x86 targets.
302
38a57ae7
NC
303* Support for generating wide character strings has been added via the new
304 pseudo ops: .string16, .string32 and .string64.
305
85f10a01
MM
306* Support for SSE5 has been added to the i386 port.
307
7c3d153f
NC
308Changes in 2.18:
309
ec2655a6
NC
310* The GAS sources are now released under the GPLv3.
311
3d3d428f
NC
312* Support for the National Semiconductor CR16 target has been added.
313
3f9ce309
AM
314* Added gas .reloc pseudo. This is a low-level interface for creating
315 relocations.
316
99ad8390
NC
317* Add support for x86_64 PE+ target.
318
1c0d3aa6 319* Add support for Score target.
83518699 320
ec2655a6
NC
321Changes in 2.17:
322
d70c5fc7
NC
323* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
324
08333dc4
NS
325* Support for ms2 architecture has been added.
326
b7b8fb1d
NC
327* Support for the Z80 processor family has been added.
328
3e8a519c
MM
329* Add support for the "@<file>" syntax to the command line, so that extra
330 switches can be read from <file>.
331
a05a5b64 332* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
333 if enabled, will allow register names to be optionally prefixed with a $
334 character. This allows register names to be distinguished from label names.
fa94de6b 335
6eaeac8a
JB
336* Macros with a variable number of arguments are now supported. See the
337 documentation for how this works.
338
4bdd3565
NC
339* Added --reduce-memory-overheads switch to reduce the size of the hash
340 tables used, at the expense of longer assembly times, and
341 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
342
5e75c3ab
JB
343* Macro names and macro parameter names can now be any identifier that would
344 also be legal as a symbol elsewhere. For macro parameter names, this is
345 known to cause problems in certain sources when the respective target uses
346 characters inconsistently, and thus macro parameter references may no longer
347 be recognized as such (see the documentation for details).
fa94de6b 348
d2c5f73e
NC
349* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
350 for the VAX target in order to be more compatible with the VAX MACRO
351 assembler.
352
a05a5b64 353* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 354
957d91c1
NC
355Changes in 2.16:
356
fffeaa5f
JB
357* Redefinition of macros now results in an error.
358
a05a5b64 359* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 360
a05a5b64 361* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
362 targets.
363
f1dab70d
JB
364* The IA64 port now uses automatic dependency violation removal as its default
365 mode.
366
7499d566
NC
367* Port to MAXQ processor contributed by HCL Tech.
368
7ed4c4c5
NC
369* Added support for generating unwind tables for ARM ELF targets.
370
a05a5b64 371* Add a -g command-line option to generate debug information in the target's
329e276d
NC
372 preferred debug format.
373
1fe1f39c
NC
374* Support for the crx-elf target added.
375
1a320fbb 376* Support for the sh-symbianelf target added.
1fe1f39c 377
0503b355
BF
378* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
379 on pe[i]-i386; required for this target's DWARF 2 support.
380
6b6e92f4
NC
381* Support for Motorola MCF521x/5249/547x/548x added.
382
fd99574b
NC
383* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
384 instrucitons.
385
a05a5b64 386* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 387
a05a5b64 388* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
389 added to enter (and leave) alternate macro syntax mode.
390
0477af35
NC
391Changes in 2.15:
392
7a7f4e42
CD
393* The MIPS -membedded-pic option (Embedded-PIC code generation) is
394 deprecated and will be removed in a future release.
395
6edf0760
NC
396* Added PIC m32r Linux (ELF) and support to M32R assembler.
397
09d92015
MM
398* Added support for ARM V6.
399
88da98f3
MS
400* Added support for sh4a and variants.
401
eb764db8
NC
402* Support for Renesas M32R2 added.
403
88da98f3
MS
404* Limited support for Mapping Symbols as specified in the ARM ELF
405 specification has been added to the arm assembler.
ed769ec1 406
0bbf2aa4
NC
407* On ARM architectures, added a new gas directive ".unreq" that undoes
408 definitions created by ".req".
409
3e602632
NC
410* Support for Motorola ColdFire MCF528x added.
411
05da4302
NC
412* Added --gstabs+ switch to enable the generation of STABS debug format
413 information with GNU extensions.
fa94de6b 414
6a265366
CD
415* Added support for MIPS64 Release 2.
416
8ad30312
NC
417* Added support for v850e1.
418
12b55ccc
L
419* Added -n switch for x86 assembler. By default, x86 GAS replaces
420 multiple nop instructions used for alignment within code sections
421 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
422 switch disables the optimization.
423
78849248
ILT
424* Removed -n option from MIPS assembler. It was not useful, and confused the
425 existing -non_shared option.
426
43c58ae6
CD
427Changes in 2.14:
428
69be0a2b
CD
429* Added support for MIPS32 Release 2.
430
e8fd7476
NC
431* Added support for Xtensa architecture.
432
e16bb312
NC
433* Support for Intel's iWMMXt processor (an ARM variant) added.
434
cce4814f
NC
435* An assembler test generator has been contributed and an example file that
436 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 437
5177500f
NC
438* Support for SH2E added.
439
fea17916
NC
440* GASP has now been removed.
441
004d9caf
NC
442* Support for Texas Instruments TMS320C4x and TMS320C3x series of
443 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 444
a40cbfa3
NC
445* Support for the Ubicom IP2xxx microcontroller added.
446
2cbb2eef
NC
447Changes in 2.13:
448
a40cbfa3
NC
449* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
450 and FR500 included.
0ebb9a87 451
a40cbfa3 452* Support for DLX processor added.
52216602 453
a40cbfa3
NC
454* GASP has now been deprecated and will be removed in a future release. Use
455 the macro facilities in GAS instead.
3f965e60 456
a40cbfa3
NC
457* GASP now correctly parses floating point numbers. Unless the base is
458 explicitly specified, they are interpreted as decimal numbers regardless of
459 the currently specified base.
1ac57253 460
9a66911f
NC
461Changes in 2.12:
462
a40cbfa3 463* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 464
a40cbfa3 465* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 466
fa94de6b
RM
467* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
468 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
469 target processor has been deprecated, but is still accepted for
470 compatibility.
03b1477f 471
a40cbfa3
NC
472* Support for the VFP floating-point instruction set has been added to
473 the ARM assembler.
252b5132 474
a40cbfa3
NC
475* New psuedo op: .incbin to include a set of binary data at a given point
476 in the assembly. Contributed by Anders Norlander.
7e005732 477
a40cbfa3
NC
478* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
479 but still works for compatability.
ec68c924 480
fa94de6b 481* The MIPS assembler no longer issues a warning by default when it
a05a5b64 482 generates a nop instruction from a macro. The new command-line option
a40cbfa3 483 -n will turn on the warning.
63486801 484
2dac7317
JW
485Changes in 2.11:
486
500800ca
NC
487* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
488
a40cbfa3 489* x86 gas now supports the full Pentium4 instruction set.
a167610d 490
a40cbfa3 491* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 492
a40cbfa3 493* Support for Motorola 68HC11 and 68HC12.
df86943d 494
a40cbfa3 495* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 496
a40cbfa3 497* Support for IA-64.
2dac7317 498
a40cbfa3 499* Support for i860, by Jason Eckhardt.
22b36938 500
a40cbfa3 501* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 502
a40cbfa3 503* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 504
a05a5b64 505* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
506 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
507 translating various deprecated floating point instructions.
a38cf1db 508
252b5132
RH
509Changes in 2.10:
510
a40cbfa3
NC
511* Support for the ARM msr instruction was changed to only allow an immediate
512 operand when altering the flags field.
d14442f4 513
a40cbfa3 514* Support for ATMEL AVR.
adde6300 515
a40cbfa3 516* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 517
a40cbfa3 518* Support for numbers with suffixes.
3fd9f047 519
a40cbfa3 520* Added support for breaking to the end of repeat loops.
6a6987a9 521
a40cbfa3 522* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 523
a40cbfa3 524* New .elseif pseudo-op added.
3fd9f047 525
a40cbfa3 526* New --fatal-warnings option.
1f776aa5 527
a40cbfa3 528* picoJava architecture support added.
252b5132 529
a40cbfa3 530* Motorola MCore 210 processor support added.
041dd5a9 531
fa94de6b 532* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 533 assembly programs with intel syntax.
252b5132 534
a40cbfa3 535* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 536
a40cbfa3 537* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 538
a40cbfa3 539* Full 16-bit mode support for i386.
252b5132 540
fa94de6b 541* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
542 produce errors or warnings on incorrect assembly code that previous versions
543 of gas accepted. If you get unexpected messages from code that worked with
544 older versions of gas, please double check the code before reporting a bug.
252b5132 545
a40cbfa3 546* Weak symbol support added for COFF targets.
252b5132 547
a40cbfa3 548* Mitsubishi D30V support added.
252b5132 549
a40cbfa3 550* Texas Instruments c80 (tms320c80) support added.
252b5132 551
a40cbfa3 552* i960 ELF support added.
bedf545c 553
a40cbfa3 554* ARM ELF support added.
a057431b 555
252b5132
RH
556Changes in 2.9:
557
a40cbfa3 558* Texas Instruments c30 (tms320c30) support added.
252b5132 559
fa94de6b 560* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 561 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 562
a40cbfa3 563* Added --gstabs option to generate stabs debugging information.
252b5132 564
fa94de6b 565* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 566 listing.
252b5132 567
a40cbfa3 568* Added -MD option to print dependencies.
252b5132
RH
569
570Changes in 2.8:
571
a40cbfa3 572* BeOS support added.
252b5132 573
a40cbfa3 574* MIPS16 support added.
252b5132 575
a40cbfa3 576* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 577
a40cbfa3 578* Alpha/VMS support added.
252b5132 579
a40cbfa3
NC
580* m68k options --base-size-default-16, --base-size-default-32,
581 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 582
a40cbfa3
NC
583* The alignment directives now take an optional third argument, which is the
584 maximum number of bytes to skip. If doing the alignment would require
585 skipping more than the given number of bytes, the alignment is not done at
586 all.
252b5132 587
a40cbfa3 588* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 589
a40cbfa3
NC
590* The -a option takes a new suboption, c (e.g., -alc), to skip false
591 conditionals in listings.
252b5132 592
a40cbfa3
NC
593* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
594 the symbol is already defined.
252b5132
RH
595
596Changes in 2.7:
597
a40cbfa3
NC
598* The PowerPC assembler now allows the use of symbolic register names (r0,
599 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
600 can be used any time. PowerPC 860 move to/from SPR instructions have been
601 added.
252b5132 602
a40cbfa3 603* Alpha Linux (ELF) support added.
252b5132 604
a40cbfa3 605* PowerPC ELF support added.
252b5132 606
a40cbfa3 607* m68k Linux (ELF) support added.
252b5132 608
a40cbfa3 609* i960 Hx/Jx support added.
252b5132 610
a40cbfa3 611* i386/PowerPC gnu-win32 support added.
252b5132 612
a40cbfa3
NC
613* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
614 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 615 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 616 target=i386-unknown-sco3.2v5elf.
252b5132 617
a40cbfa3 618* m88k-motorola-sysv3* support added.
252b5132
RH
619
620Changes in 2.6:
621
a40cbfa3 622* Gas now directly supports macros, without requiring GASP.
252b5132 623
a40cbfa3
NC
624* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
625 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
626 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 627
a40cbfa3 628* Added --defsym SYM=VALUE option.
252b5132 629
a40cbfa3 630* Added -mips4 support to MIPS assembler.
252b5132 631
a40cbfa3 632* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
633
634Changes in 2.4:
635
a40cbfa3 636* Converted this directory to use an autoconf-generated configure script.
252b5132 637
a40cbfa3 638* ARM support, from Richard Earnshaw.
252b5132 639
a40cbfa3
NC
640* Updated VMS support, from Pat Rankin, including considerably improved
641 debugging support.
252b5132 642
a40cbfa3 643* Support for the control registers in the 68060.
252b5132 644
a40cbfa3 645* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
646 provide for possible future gcc changes, for targets where gas provides some
647 features not available in the native assembler. If the native assembler is
a40cbfa3 648 used, it should become obvious pretty quickly what the problem is.
252b5132 649
a40cbfa3 650* Usage message is available with "--help".
252b5132 651
fa94de6b 652* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 653 also, but didn't get into the NEWS file.)
252b5132 654
a40cbfa3 655* Weak symbol support for a.out.
252b5132 656
fa94de6b 657* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 658 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 659
a40cbfa3
NC
660* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
661 Paul Kranenburg.
252b5132 662
a40cbfa3
NC
663* Improved Alpha support. Immediate constants can have a much larger range
664 now. Support for the 21164 has been contributed by Digital.
252b5132 665
a40cbfa3 666* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
667
668Changes in 2.3:
669
a40cbfa3 670* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 671
a40cbfa3 672* RS/6000 and PowerPC support by Ian Taylor.
252b5132 673
a40cbfa3
NC
674* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
675 based on mail received from various people. The `-h#' option should work
676 again too.
252b5132 677
a40cbfa3 678* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 679 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
680 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
681 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
682 in the "dist" directory.
252b5132 683
a40cbfa3
NC
684* Vax support in gas fixed for BSD, so it builds and seems to run a couple
685 simple tests okay. I haven't put it through extensive testing. (GNU make is
686 currently required for BSD 4.3 builds.)
252b5132 687
fa94de6b 688* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
689 based on code donated by CMU, which used an a.out-based format. I'm afraid
690 the alpha-a.out support is pretty badly mangled, and much of it removed;
691 making it work will require rewriting it as BFD support for the format anyways.
252b5132 692
a40cbfa3 693* Irix 5 support.
252b5132 694
fa94de6b 695* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 696 couple different versions of expect and dejagnu.
252b5132 697
fa94de6b
RM
698* Symbols' values are now handled internally as expressions, permitting more
699 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
700 handling have also changed, and simple constant pool management has been
701 added, to make the Alpha port easier.
252b5132 702
a40cbfa3
NC
703* New option "--statistics" for printing out program run times. This is
704 intended to be used with the gcc "-Q" option, which prints out times spent in
705 various phases of compilation. (You should be able to get all of them
706 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
707
708Changes in 2.2:
709
a40cbfa3 710* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 711
fa94de6b
RM
712* Configurations that are still in development (and therefore are convenient to
713 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
714 gas/Makefile.in, so people not doing development work shouldn't get the
715 impression that support for such configurations is actually believed to be
716 reliable.
252b5132 717
fa94de6b 718* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
719 displayed. This should prevent some confusion about the source of occasional
720 messages about "internal errors".
252b5132 721
fa94de6b 722* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 723 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 724
a40cbfa3
NC
725* Symbol values are maintained as expressions instead of being immediately
726 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
727 more complex calculations involving symbols whose values are not alreadey
728 known.
252b5132 729
a40cbfa3 730* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
731 If any stabs directives are seen in the source, GAS will create two new
732 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
733 section is nearly identical to the a.out symbol format, and .stabstr is
734 its string table. For this to be useful, you must have configured GCC
735 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
736 that can use the stab sections (4.11 or later).
252b5132 737
fa94de6b 738* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 739 support is in progress.
252b5132
RH
740
741Changes in 2.1:
742
fa94de6b 743* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 744 incorporated, but not well tested yet.
252b5132 745
fa94de6b 746* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 747 with gcc now.
252b5132 748
a40cbfa3
NC
749* Some minor adjustments to add (Convergent Technologies') Miniframe support,
750 suggested by Ronald Cole.
252b5132 751
a40cbfa3
NC
752* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
753 includes improved ELF support, which I've started adapting for SPARC Solaris
754 2.x. Integration isn't completely, so it probably won't work.
252b5132 755
a40cbfa3 756* HP9000/300 support, donated by HP, has been merged in.
252b5132 757
a40cbfa3 758* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 759
a40cbfa3 760* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 761
a40cbfa3 762* Test suite framework is starting to become reasonable.
252b5132
RH
763
764Changes in 2.0:
765
a40cbfa3 766* Mostly bug fixes.
252b5132 767
a40cbfa3 768* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
769
770Changes in 1.94:
771
a40cbfa3
NC
772* BFD merge is partly done. Adventurous souls may try giving configure the
773 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
774 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
775 or "solaris". (ELF isn't really supported yet. It needs work. I've got
776 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
777 fully merged yet.)
252b5132 778
a40cbfa3
NC
779* The 68K opcode table has been split in half. It should now compile under gcc
780 without consuming ridiculous amounts of memory.
252b5132 781
a40cbfa3
NC
782* A couple data structures have been reduced in size. This should result in
783 saving a little bit of space at runtime.
252b5132 784
a40cbfa3
NC
785* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
786 code provided ROSE format support, which I haven't merged in yet. (I can
787 make it available, if anyone wants to try it out.) Ralph's code, for BSD
788 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
789 coming.
252b5132 790
a40cbfa3 791* Support for the Hitachi H8/500 has been added.
252b5132 792
a40cbfa3
NC
793* VMS host and target support should be working now, thanks chiefly to Eric
794 Youngdale.
252b5132
RH
795
796Changes in 1.93.01:
797
a40cbfa3 798* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 799
a40cbfa3 800* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 801
a40cbfa3
NC
802* For m68k, "%" is now accepted before register names. For COFF format, which
803 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
804 can be distinguished from the register.
252b5132 805
a40cbfa3
NC
806* Last public release was 1.38. Lots of configuration changes since then, lots
807 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
808
809\f
b3adc24a 810Copyright (C) 2012-2020 Free Software Foundation, Inc.
5bf135a7
NC
811
812Copying and distribution of this file, with or without modification,
813are permitted in any medium without royalty provided the copyright
814notice and this notice are preserved.
815
252b5132
RH
816Local variables:
817fill-column: 79
818End:
This page took 0.902944 seconds and 4 git commands to generate.