Improve -mlfence-after-load
[deliverable/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
96a84ea3 2
6914be53
L
3* Extend .symver directive to update visibility of the original symbol
4 and assign one original symbol to different versioned symbols.
5
6e0e8b45
L
6* Add support for Intel SERIALIZE and TSXLDTRK instructions.
7
9e8f1c90
L
8* Add -mlfence-after-load=, -mlfence-before-indirect-branch= and
9 -mlfence-before-ret= options to x86 assembler to help mitigate
10 CVE-2020-0551.
11
5496f3c6
NC
12* Add --gdwarf-5 option to the assembler to generate DWARF 5 debug output
13 (if such output is being generated). Added the ability to generate
14 version 5 .debug_line sections.
15
ae774686
NC
16Changes in 2.34:
17
5eb617a7
L
18* Add -malign-branch-boundary=NUM, -malign-branch=TYPE[+TYPE...],
19 -malign-branch-prefix-size=NUM and -mbranches-within-32B-boundaries
20 options to x86 assembler to align branches within a fixed boundary
21 with segment prefixes or NOPs.
22
6655dba2
SB
23* Add support for Zilog eZ80 and Zilog Z180 CPUs.
24
25* Add support for z80-elf target.
26
27* Add support for relocation of each byte or word of multibyte value to Z80
28 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
29 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
30
31* Add SDCC support for Z80 targets.
32
60391a25
PB
33Changes in 2.33:
34
7738ddb4
MM
35* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
36 instructions.
37
38* Add support for the Arm Transactional Memory Extension (TME)
39 instructions.
40
514bbb0f
AV
41* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
42 instructions.
43
b20d3859
BW
44* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
45 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
46 time option to set the default behavior. Set the default if the configure
47 option is not used to "no".
6f2117ba 48
546053ac
DZ
49* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
50 processors.
51
52* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
53 Cortex-A76AE, and Cortex-A77 processors.
54
b20d3859
BW
55* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
56 floating point literals. Add .float16_format directive and
57 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
58 encoding.
59
66f8b2cb
AB
60* Add --gdwarf-cie-version command line flag. This allows control over which
61 version of DWARF CIE the assembler creates.
62
f974f26c
NC
63Changes in 2.32:
64
03751133
L
65* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
66 VEX.W-ignored (WIG) VEX instructions.
67
b4a3a7b4
L
68* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
69 notes. Add a --enable-x86-used-note configure time option to set the
70 default behavior. Set the default if the configure option is not used
71 to "no".
72
a693765e
CX
73* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
74
bdc6c06e
CX
75* Add support for the MIPS Loongson EXTensions (EXT) instructions.
76
716c08de
CX
77* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
78
b8891f8d
AJ
79* Add support for the C-SKY processor series.
80
8095d2f7
CX
81* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
82 ASE.
83
719d8288
NC
84Changes in 2.31:
85
fc6141f0
NC
86* The ADR and ADRL pseudo-instructions supported by the ARM assembler
87 now only set the bottom bit of the address of thumb function symbols
88 if the -mthumb-interwork command line option is active.
89
6f20c942
FS
90* Add support for the MIPS Global INValidate (GINV) ASE.
91
730c3174
SE
92* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
93
7b4ae824
JD
94* Add support for the Freescale S12Z architecture.
95
0df8ad28
NC
96* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
97 Build Attribute notes if none are present in the input sources. Add a
98 --enable-generate-build-notes=[yes|no] configure time option to set the
99 default behaviour. Set the default if the configure option is not used
100 to "no".
101
bd5dea88
L
102* Remove -mold-gcc command-line option for x86 targets.
103
b6f8c7c4
L
104* Add -O[2|s] command-line options to x86 assembler to enable alternate
105 shorter instruction encoding.
106
8f065d3b 107* Add support for .nops directive. It is currently supported only for
62a02d25
L
108 x86 targets.
109
9176ac5b
NC
110Changes in 2.30:
111
ba8826a8
AO
112* Add support for loaction views in DWARF debug line information.
113
55a09eb6
TG
114Changes in 2.29:
115
a91e1603
L
116* Add support for ELF SHF_GNU_MBIND.
117
f96bd6c2
PC
118* Add support for the WebAssembly file format and wasm32 ELF conversion.
119
7e0de605 120* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
121 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
122 that the registers are invalid.
7e0de605 123
93f11b16
DD
124* Add support for the Texas Instruments PRU processor.
125
0cda1e19
TP
126* Support for the ARMv8-R architecture and Cortex-R52 processor has been
127 added to the ARM port.
ced40572 128
9703a4ef
TG
129Changes in 2.28:
130
e23eba97
NC
131* Add support for the RISC-V architecture.
132
b19ea8d2 133* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 134
96a84ea3
TG
135Changes in 2.27:
136
4e3e1fdf
L
137* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
138
2edb36e7
NC
139* Add --no-pad-sections to stop the assembler from padding the end of output
140 sections up to their alignment boundary.
141
15afaa63
TP
142* Support for the ARMv8-M architecture has been added to the ARM port. Support
143 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
144 port.
145
f36e33da
CZ
146* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
147 .extCoreRegister pseudo-ops that allow an user to define custom
148 instructions, conditional codes, auxiliary and core registers.
149
b8871f35
L
150* Add a configure option --enable-elf-stt-common to decide whether ELF
151 assembler should generate common symbols with the STT_COMMON type by
152 default. Default to no.
153
a05a5b64 154* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
155 whether to generate common symbols with the STT_COMMON type.
156
9fb71ee4
NC
157* Add ability to set section flags and types via numeric values for ELF
158 based targets.
81c23f82 159
0cb4071e
L
160* Add a configure option --enable-x86-relax-relocations to decide whether
161 x86 assembler should generate relax relocations by default. Default to
162 yes, except for x86 Solaris targets older than Solaris 12.
163
a05a5b64 164* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
165 whether to generate relax relocations.
166
a05a5b64 167* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
168 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
169
4670103e
CZ
170* Add assembly-time relaxation option for ARC cpus.
171
9004b6bd
AB
172* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
173 cpu type to be adjusted at configure time.
174
7feec526
TG
175Changes in 2.26:
176
edeefb67
L
177* Add a configure option --enable-compressed-debug-sections={all,gas} to
178 decide whether DWARF debug sections should be compressed by default.
e12fe555 179
886a2506
NC
180* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
181 assembler support for Argonaut RISC architectures.
182
d02603dc
NC
183* Symbol and label names can now be enclosed in double quotes (") which allows
184 them to contain characters that are not part of valid symbol names in high
185 level languages.
186
f33026a9
MW
187* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
188 previous spelling, -march=armv6zk, is still accepted.
189
88f0ea34
MW
190* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
191 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
192 extensions has also been added to the Aarch64 port.
193
a5932920
MW
194* Support for the ARMv8.1 architecture has been added to the ARM port. Support
195 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
196 been added to the ARM port.
197
ea556d25
L
198* Extend --compress-debug-sections option to support
199 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
200 targets.
201
0d2b51ad
L
202* --compress-debug-sections is turned on for Linux/x86 by default.
203
c50415e2
TG
204Changes in 2.25:
205
f36e8886
BS
206* Add support for the AVR Tiny microcontrollers.
207
73589c9d
CS
208* Replace support for openrisc and or32 with support for or1k.
209
2e6976a8 210* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 211 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 212
35c08157
KLC
213* Add support for the Andes NDS32.
214
58ca03a2
TG
215Changes in 2.24:
216
13761a11
NC
217* Add support for the Texas Instruments MSP430X processor.
218
a05a5b64 219* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
220 generation of DWARF .debug_line sections.
221
36591ba1
SL
222* Add support for Altera Nios II.
223
a3c62988
NC
224* Add support for the Imagination Technologies Meta processor.
225
5bf135a7
NC
226* Add support for the v850e3v5.
227
e8044f35
RS
228* Remove assembler support for MIPS ECOFF targets.
229
af18cb59
TG
230Changes in 2.23:
231
da2bb560
NC
232* Add support for the 64-bit ARM architecture: AArch64.
233
6927f982
NC
234* Add support for S12X processor.
235
b9c361e0
JL
236* Add support for the VLE extension to the PowerPC architecture.
237
f6c1a2d5
NC
238* Add support for the Freescale XGATE architecture.
239
fa94de6b
RM
240* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
241 directives. These are currently available only for x86 and ARM targets.
242
99c513f6
DD
243* Add support for the Renesas RL78 architecture.
244
cfb8c092
NC
245* Add support for the Adapteva EPIPHANY architecture.
246
fe13e45b 247* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 248
a7142d94
TG
249Changes in 2.22:
250
69f56ae1 251* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 252
90b3661c 253Changes in 2.21:
44f45767 254
5fec8599
L
255* Gas no longer requires doubling of ampersands in macros.
256
40b36596
JM
257* Add support for the TMS320C6000 (TI C6X) processor family.
258
31907d5e
DK
259* GAS now understands an extended syntax in the .section directive flags
260 for COFF targets that allows the section's alignment to be specified. This
261 feature has also been backported to the 2.20 release series, starting with
262 2.20.1.
263
c7927a3c
NC
264* Add support for the Renesas RX processor.
265
a05a5b64 266* New command-line option, --compress-debug-sections, which requests
700c4060
CC
267 compression of DWARF debug information sections in the relocatable output
268 file. Compressed debug sections are supported by readelf, objdump, and
269 gold, but not currently by Gnu ld.
270
81c23f82
TG
271Changes in 2.20:
272
1cd986c5
NC
273* Added support for v850e2 and v850e2v3.
274
3e7a7d11
NC
275* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
276 pseudo op. It marks the symbol as being globally unique in the entire
277 process.
278
c921be7d
NC
279* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
280 in binary rather than text.
6e33da12 281
c1711530
DK
282* Add support for common symbol alignment to PE formats.
283
92846e72
CC
284* Add support for the new discriminator column in the DWARF line table,
285 with a discriminator operand for the .loc directive.
286
c3b7224a
NC
287* Add support for Sunplus score architecture.
288
d8045f23
NC
289* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
290 indicate that if the symbol is the target of a relocation, its value should
291 not be use. Instead the function should be invoked and its result used as
292 the value.
fa94de6b 293
84e94c90
NC
294* Add support for Lattice Mico32 (lm32) architecture.
295
fa94de6b 296* Add support for Xilinx MicroBlaze architecture.
caa03924 297
6e33da12
TG
298Changes in 2.19:
299
4f6d9c90
DJ
300* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
301 tables without runtime relocation.
302
a05a5b64 303* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
304 adds compatibility with H'00 style hex constants.
305
a05a5b64 306* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
307 targets.
308
a05a5b64 309* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
310 generate a listing output. The 'g' sub-option will insert into the listing
311 various information about the assembly, such as assembler version, the
a05a5b64 312 command-line options used, and a time stamp.
83f10cb2 313
a05a5b64 314* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
315 instructions with VEX prefix.
316
f1f8f695 317* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 318
a05a5b64 319* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
320 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
321 -mnaked-reg and -mold-gcc, for x86 targets.
322
38a57ae7
NC
323* Support for generating wide character strings has been added via the new
324 pseudo ops: .string16, .string32 and .string64.
325
85f10a01
MM
326* Support for SSE5 has been added to the i386 port.
327
7c3d153f
NC
328Changes in 2.18:
329
ec2655a6
NC
330* The GAS sources are now released under the GPLv3.
331
3d3d428f
NC
332* Support for the National Semiconductor CR16 target has been added.
333
3f9ce309
AM
334* Added gas .reloc pseudo. This is a low-level interface for creating
335 relocations.
336
99ad8390
NC
337* Add support for x86_64 PE+ target.
338
1c0d3aa6 339* Add support for Score target.
83518699 340
ec2655a6
NC
341Changes in 2.17:
342
d70c5fc7
NC
343* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
344
08333dc4
NS
345* Support for ms2 architecture has been added.
346
b7b8fb1d
NC
347* Support for the Z80 processor family has been added.
348
3e8a519c
MM
349* Add support for the "@<file>" syntax to the command line, so that extra
350 switches can be read from <file>.
351
a05a5b64 352* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
353 if enabled, will allow register names to be optionally prefixed with a $
354 character. This allows register names to be distinguished from label names.
fa94de6b 355
6eaeac8a
JB
356* Macros with a variable number of arguments are now supported. See the
357 documentation for how this works.
358
4bdd3565
NC
359* Added --reduce-memory-overheads switch to reduce the size of the hash
360 tables used, at the expense of longer assembly times, and
361 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
362
5e75c3ab
JB
363* Macro names and macro parameter names can now be any identifier that would
364 also be legal as a symbol elsewhere. For macro parameter names, this is
365 known to cause problems in certain sources when the respective target uses
366 characters inconsistently, and thus macro parameter references may no longer
367 be recognized as such (see the documentation for details).
fa94de6b 368
d2c5f73e
NC
369* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
370 for the VAX target in order to be more compatible with the VAX MACRO
371 assembler.
372
a05a5b64 373* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 374
957d91c1
NC
375Changes in 2.16:
376
fffeaa5f
JB
377* Redefinition of macros now results in an error.
378
a05a5b64 379* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 380
a05a5b64 381* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
382 targets.
383
f1dab70d
JB
384* The IA64 port now uses automatic dependency violation removal as its default
385 mode.
386
7499d566
NC
387* Port to MAXQ processor contributed by HCL Tech.
388
7ed4c4c5
NC
389* Added support for generating unwind tables for ARM ELF targets.
390
a05a5b64 391* Add a -g command-line option to generate debug information in the target's
329e276d
NC
392 preferred debug format.
393
1fe1f39c
NC
394* Support for the crx-elf target added.
395
1a320fbb 396* Support for the sh-symbianelf target added.
1fe1f39c 397
0503b355
BF
398* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
399 on pe[i]-i386; required for this target's DWARF 2 support.
400
6b6e92f4
NC
401* Support for Motorola MCF521x/5249/547x/548x added.
402
fd99574b
NC
403* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
404 instrucitons.
405
a05a5b64 406* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 407
a05a5b64 408* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
409 added to enter (and leave) alternate macro syntax mode.
410
0477af35
NC
411Changes in 2.15:
412
7a7f4e42
CD
413* The MIPS -membedded-pic option (Embedded-PIC code generation) is
414 deprecated and will be removed in a future release.
415
6edf0760
NC
416* Added PIC m32r Linux (ELF) and support to M32R assembler.
417
09d92015
MM
418* Added support for ARM V6.
419
88da98f3
MS
420* Added support for sh4a and variants.
421
eb764db8
NC
422* Support for Renesas M32R2 added.
423
88da98f3
MS
424* Limited support for Mapping Symbols as specified in the ARM ELF
425 specification has been added to the arm assembler.
ed769ec1 426
0bbf2aa4
NC
427* On ARM architectures, added a new gas directive ".unreq" that undoes
428 definitions created by ".req".
429
3e602632
NC
430* Support for Motorola ColdFire MCF528x added.
431
05da4302
NC
432* Added --gstabs+ switch to enable the generation of STABS debug format
433 information with GNU extensions.
fa94de6b 434
6a265366
CD
435* Added support for MIPS64 Release 2.
436
8ad30312
NC
437* Added support for v850e1.
438
12b55ccc
L
439* Added -n switch for x86 assembler. By default, x86 GAS replaces
440 multiple nop instructions used for alignment within code sections
441 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
442 switch disables the optimization.
443
78849248
ILT
444* Removed -n option from MIPS assembler. It was not useful, and confused the
445 existing -non_shared option.
446
43c58ae6
CD
447Changes in 2.14:
448
69be0a2b
CD
449* Added support for MIPS32 Release 2.
450
e8fd7476
NC
451* Added support for Xtensa architecture.
452
e16bb312
NC
453* Support for Intel's iWMMXt processor (an ARM variant) added.
454
cce4814f
NC
455* An assembler test generator has been contributed and an example file that
456 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 457
5177500f
NC
458* Support for SH2E added.
459
fea17916
NC
460* GASP has now been removed.
461
004d9caf
NC
462* Support for Texas Instruments TMS320C4x and TMS320C3x series of
463 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 464
a40cbfa3
NC
465* Support for the Ubicom IP2xxx microcontroller added.
466
2cbb2eef
NC
467Changes in 2.13:
468
a40cbfa3
NC
469* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
470 and FR500 included.
0ebb9a87 471
a40cbfa3 472* Support for DLX processor added.
52216602 473
a40cbfa3
NC
474* GASP has now been deprecated and will be removed in a future release. Use
475 the macro facilities in GAS instead.
3f965e60 476
a40cbfa3
NC
477* GASP now correctly parses floating point numbers. Unless the base is
478 explicitly specified, they are interpreted as decimal numbers regardless of
479 the currently specified base.
1ac57253 480
9a66911f
NC
481Changes in 2.12:
482
a40cbfa3 483* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 484
a40cbfa3 485* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 486
fa94de6b
RM
487* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
488 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
489 target processor has been deprecated, but is still accepted for
490 compatibility.
03b1477f 491
a40cbfa3
NC
492* Support for the VFP floating-point instruction set has been added to
493 the ARM assembler.
252b5132 494
a40cbfa3
NC
495* New psuedo op: .incbin to include a set of binary data at a given point
496 in the assembly. Contributed by Anders Norlander.
7e005732 497
a40cbfa3
NC
498* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
499 but still works for compatability.
ec68c924 500
fa94de6b 501* The MIPS assembler no longer issues a warning by default when it
a05a5b64 502 generates a nop instruction from a macro. The new command-line option
a40cbfa3 503 -n will turn on the warning.
63486801 504
2dac7317
JW
505Changes in 2.11:
506
500800ca
NC
507* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
508
a40cbfa3 509* x86 gas now supports the full Pentium4 instruction set.
a167610d 510
a40cbfa3 511* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 512
a40cbfa3 513* Support for Motorola 68HC11 and 68HC12.
df86943d 514
a40cbfa3 515* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 516
a40cbfa3 517* Support for IA-64.
2dac7317 518
a40cbfa3 519* Support for i860, by Jason Eckhardt.
22b36938 520
a40cbfa3 521* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 522
a40cbfa3 523* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 524
a05a5b64 525* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
526 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
527 translating various deprecated floating point instructions.
a38cf1db 528
252b5132
RH
529Changes in 2.10:
530
a40cbfa3
NC
531* Support for the ARM msr instruction was changed to only allow an immediate
532 operand when altering the flags field.
d14442f4 533
a40cbfa3 534* Support for ATMEL AVR.
adde6300 535
a40cbfa3 536* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 537
a40cbfa3 538* Support for numbers with suffixes.
3fd9f047 539
a40cbfa3 540* Added support for breaking to the end of repeat loops.
6a6987a9 541
a40cbfa3 542* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 543
a40cbfa3 544* New .elseif pseudo-op added.
3fd9f047 545
a40cbfa3 546* New --fatal-warnings option.
1f776aa5 547
a40cbfa3 548* picoJava architecture support added.
252b5132 549
a40cbfa3 550* Motorola MCore 210 processor support added.
041dd5a9 551
fa94de6b 552* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 553 assembly programs with intel syntax.
252b5132 554
a40cbfa3 555* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 556
a40cbfa3 557* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 558
a40cbfa3 559* Full 16-bit mode support for i386.
252b5132 560
fa94de6b 561* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
562 produce errors or warnings on incorrect assembly code that previous versions
563 of gas accepted. If you get unexpected messages from code that worked with
564 older versions of gas, please double check the code before reporting a bug.
252b5132 565
a40cbfa3 566* Weak symbol support added for COFF targets.
252b5132 567
a40cbfa3 568* Mitsubishi D30V support added.
252b5132 569
a40cbfa3 570* Texas Instruments c80 (tms320c80) support added.
252b5132 571
a40cbfa3 572* i960 ELF support added.
bedf545c 573
a40cbfa3 574* ARM ELF support added.
a057431b 575
252b5132
RH
576Changes in 2.9:
577
a40cbfa3 578* Texas Instruments c30 (tms320c30) support added.
252b5132 579
fa94de6b 580* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 581 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 582
a40cbfa3 583* Added --gstabs option to generate stabs debugging information.
252b5132 584
fa94de6b 585* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 586 listing.
252b5132 587
a40cbfa3 588* Added -MD option to print dependencies.
252b5132
RH
589
590Changes in 2.8:
591
a40cbfa3 592* BeOS support added.
252b5132 593
a40cbfa3 594* MIPS16 support added.
252b5132 595
a40cbfa3 596* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 597
a40cbfa3 598* Alpha/VMS support added.
252b5132 599
a40cbfa3
NC
600* m68k options --base-size-default-16, --base-size-default-32,
601 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 602
a40cbfa3
NC
603* The alignment directives now take an optional third argument, which is the
604 maximum number of bytes to skip. If doing the alignment would require
605 skipping more than the given number of bytes, the alignment is not done at
606 all.
252b5132 607
a40cbfa3 608* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 609
a40cbfa3
NC
610* The -a option takes a new suboption, c (e.g., -alc), to skip false
611 conditionals in listings.
252b5132 612
a40cbfa3
NC
613* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
614 the symbol is already defined.
252b5132
RH
615
616Changes in 2.7:
617
a40cbfa3
NC
618* The PowerPC assembler now allows the use of symbolic register names (r0,
619 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
620 can be used any time. PowerPC 860 move to/from SPR instructions have been
621 added.
252b5132 622
a40cbfa3 623* Alpha Linux (ELF) support added.
252b5132 624
a40cbfa3 625* PowerPC ELF support added.
252b5132 626
a40cbfa3 627* m68k Linux (ELF) support added.
252b5132 628
a40cbfa3 629* i960 Hx/Jx support added.
252b5132 630
a40cbfa3 631* i386/PowerPC gnu-win32 support added.
252b5132 632
a40cbfa3
NC
633* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
634 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 635 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 636 target=i386-unknown-sco3.2v5elf.
252b5132 637
a40cbfa3 638* m88k-motorola-sysv3* support added.
252b5132
RH
639
640Changes in 2.6:
641
a40cbfa3 642* Gas now directly supports macros, without requiring GASP.
252b5132 643
a40cbfa3
NC
644* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
645 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
646 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 647
a40cbfa3 648* Added --defsym SYM=VALUE option.
252b5132 649
a40cbfa3 650* Added -mips4 support to MIPS assembler.
252b5132 651
a40cbfa3 652* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
653
654Changes in 2.4:
655
a40cbfa3 656* Converted this directory to use an autoconf-generated configure script.
252b5132 657
a40cbfa3 658* ARM support, from Richard Earnshaw.
252b5132 659
a40cbfa3
NC
660* Updated VMS support, from Pat Rankin, including considerably improved
661 debugging support.
252b5132 662
a40cbfa3 663* Support for the control registers in the 68060.
252b5132 664
a40cbfa3 665* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
666 provide for possible future gcc changes, for targets where gas provides some
667 features not available in the native assembler. If the native assembler is
a40cbfa3 668 used, it should become obvious pretty quickly what the problem is.
252b5132 669
a40cbfa3 670* Usage message is available with "--help".
252b5132 671
fa94de6b 672* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 673 also, but didn't get into the NEWS file.)
252b5132 674
a40cbfa3 675* Weak symbol support for a.out.
252b5132 676
fa94de6b 677* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 678 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 679
a40cbfa3
NC
680* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
681 Paul Kranenburg.
252b5132 682
a40cbfa3
NC
683* Improved Alpha support. Immediate constants can have a much larger range
684 now. Support for the 21164 has been contributed by Digital.
252b5132 685
a40cbfa3 686* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
687
688Changes in 2.3:
689
a40cbfa3 690* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 691
a40cbfa3 692* RS/6000 and PowerPC support by Ian Taylor.
252b5132 693
a40cbfa3
NC
694* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
695 based on mail received from various people. The `-h#' option should work
696 again too.
252b5132 697
a40cbfa3 698* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 699 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
700 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
701 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
702 in the "dist" directory.
252b5132 703
a40cbfa3
NC
704* Vax support in gas fixed for BSD, so it builds and seems to run a couple
705 simple tests okay. I haven't put it through extensive testing. (GNU make is
706 currently required for BSD 4.3 builds.)
252b5132 707
fa94de6b 708* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
709 based on code donated by CMU, which used an a.out-based format. I'm afraid
710 the alpha-a.out support is pretty badly mangled, and much of it removed;
711 making it work will require rewriting it as BFD support for the format anyways.
252b5132 712
a40cbfa3 713* Irix 5 support.
252b5132 714
fa94de6b 715* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 716 couple different versions of expect and dejagnu.
252b5132 717
fa94de6b
RM
718* Symbols' values are now handled internally as expressions, permitting more
719 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
720 handling have also changed, and simple constant pool management has been
721 added, to make the Alpha port easier.
252b5132 722
a40cbfa3
NC
723* New option "--statistics" for printing out program run times. This is
724 intended to be used with the gcc "-Q" option, which prints out times spent in
725 various phases of compilation. (You should be able to get all of them
726 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
727
728Changes in 2.2:
729
a40cbfa3 730* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 731
fa94de6b
RM
732* Configurations that are still in development (and therefore are convenient to
733 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
734 gas/Makefile.in, so people not doing development work shouldn't get the
735 impression that support for such configurations is actually believed to be
736 reliable.
252b5132 737
fa94de6b 738* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
739 displayed. This should prevent some confusion about the source of occasional
740 messages about "internal errors".
252b5132 741
fa94de6b 742* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 743 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 744
a40cbfa3
NC
745* Symbol values are maintained as expressions instead of being immediately
746 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
747 more complex calculations involving symbols whose values are not alreadey
748 known.
252b5132 749
a40cbfa3 750* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
751 If any stabs directives are seen in the source, GAS will create two new
752 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
753 section is nearly identical to the a.out symbol format, and .stabstr is
754 its string table. For this to be useful, you must have configured GCC
755 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
756 that can use the stab sections (4.11 or later).
252b5132 757
fa94de6b 758* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 759 support is in progress.
252b5132
RH
760
761Changes in 2.1:
762
fa94de6b 763* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 764 incorporated, but not well tested yet.
252b5132 765
fa94de6b 766* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 767 with gcc now.
252b5132 768
a40cbfa3
NC
769* Some minor adjustments to add (Convergent Technologies') Miniframe support,
770 suggested by Ronald Cole.
252b5132 771
a40cbfa3
NC
772* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
773 includes improved ELF support, which I've started adapting for SPARC Solaris
774 2.x. Integration isn't completely, so it probably won't work.
252b5132 775
a40cbfa3 776* HP9000/300 support, donated by HP, has been merged in.
252b5132 777
a40cbfa3 778* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 779
a40cbfa3 780* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 781
a40cbfa3 782* Test suite framework is starting to become reasonable.
252b5132
RH
783
784Changes in 2.0:
785
a40cbfa3 786* Mostly bug fixes.
252b5132 787
a40cbfa3 788* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
789
790Changes in 1.94:
791
a40cbfa3
NC
792* BFD merge is partly done. Adventurous souls may try giving configure the
793 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
794 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
795 or "solaris". (ELF isn't really supported yet. It needs work. I've got
796 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
797 fully merged yet.)
252b5132 798
a40cbfa3
NC
799* The 68K opcode table has been split in half. It should now compile under gcc
800 without consuming ridiculous amounts of memory.
252b5132 801
a40cbfa3
NC
802* A couple data structures have been reduced in size. This should result in
803 saving a little bit of space at runtime.
252b5132 804
a40cbfa3
NC
805* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
806 code provided ROSE format support, which I haven't merged in yet. (I can
807 make it available, if anyone wants to try it out.) Ralph's code, for BSD
808 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
809 coming.
252b5132 810
a40cbfa3 811* Support for the Hitachi H8/500 has been added.
252b5132 812
a40cbfa3
NC
813* VMS host and target support should be working now, thanks chiefly to Eric
814 Youngdale.
252b5132
RH
815
816Changes in 1.93.01:
817
a40cbfa3 818* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 819
a40cbfa3 820* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 821
a40cbfa3
NC
822* For m68k, "%" is now accepted before register names. For COFF format, which
823 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
824 can be distinguished from the register.
252b5132 825
a40cbfa3
NC
826* Last public release was 1.38. Lots of configuration changes since then, lots
827 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
828
829\f
b3adc24a 830Copyright (C) 2012-2020 Free Software Foundation, Inc.
5bf135a7
NC
831
832Copying and distribution of this file, with or without modification,
833are permitted in any medium without royalty provided the copyright
834notice and this notice are preserved.
835
252b5132
RH
836Local variables:
837fill-column: 79
838End:
This page took 1.253812 seconds and 4 git commands to generate.