check_gc_sections_available: Mark z80 as not supported
[deliverable/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
96a84ea3 2
ae774686
NC
3Changes in 2.34:
4
6655dba2
SB
5* Add support for Zilog eZ80 and Zilog Z180 CPUs.
6
7* Add support for z80-elf target.
8
9* Add support for relocation of each byte or word of multibyte value to Z80
10 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
11 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
12
13* Add SDCC support for Z80 targets.
14
60391a25
PB
15Changes in 2.33:
16
7738ddb4
MM
17* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
18 instructions.
19
20* Add support for the Arm Transactional Memory Extension (TME)
21 instructions.
22
514bbb0f
AV
23* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
24 instructions.
25
b20d3859
BW
26* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
27 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
28 time option to set the default behavior. Set the default if the configure
29 option is not used to "no".
6f2117ba 30
546053ac
DZ
31* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
32 processors.
33
34* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
35 Cortex-A76AE, and Cortex-A77 processors.
36
b20d3859
BW
37* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
38 floating point literals. Add .float16_format directive and
39 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
40 encoding.
41
66f8b2cb
AB
42* Add --gdwarf-cie-version command line flag. This allows control over which
43 version of DWARF CIE the assembler creates.
44
f974f26c
NC
45Changes in 2.32:
46
03751133
L
47* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
48 VEX.W-ignored (WIG) VEX instructions.
49
b4a3a7b4
L
50* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
51 notes. Add a --enable-x86-used-note configure time option to set the
52 default behavior. Set the default if the configure option is not used
53 to "no".
54
a693765e
CX
55* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
56
bdc6c06e
CX
57* Add support for the MIPS Loongson EXTensions (EXT) instructions.
58
716c08de
CX
59* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
60
b8891f8d
AJ
61* Add support for the C-SKY processor series.
62
8095d2f7
CX
63* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
64 ASE.
65
719d8288
NC
66Changes in 2.31:
67
fc6141f0
NC
68* The ADR and ADRL pseudo-instructions supported by the ARM assembler
69 now only set the bottom bit of the address of thumb function symbols
70 if the -mthumb-interwork command line option is active.
71
6f20c942
FS
72* Add support for the MIPS Global INValidate (GINV) ASE.
73
730c3174
SE
74* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
75
7b4ae824
JD
76* Add support for the Freescale S12Z architecture.
77
0df8ad28
NC
78* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
79 Build Attribute notes if none are present in the input sources. Add a
80 --enable-generate-build-notes=[yes|no] configure time option to set the
81 default behaviour. Set the default if the configure option is not used
82 to "no".
83
bd5dea88
L
84* Remove -mold-gcc command-line option for x86 targets.
85
b6f8c7c4
L
86* Add -O[2|s] command-line options to x86 assembler to enable alternate
87 shorter instruction encoding.
88
8f065d3b 89* Add support for .nops directive. It is currently supported only for
62a02d25
L
90 x86 targets.
91
9176ac5b
NC
92Changes in 2.30:
93
ba8826a8
AO
94* Add support for loaction views in DWARF debug line information.
95
55a09eb6
TG
96Changes in 2.29:
97
a91e1603
L
98* Add support for ELF SHF_GNU_MBIND.
99
f96bd6c2
PC
100* Add support for the WebAssembly file format and wasm32 ELF conversion.
101
7e0de605 102* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
103 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
104 that the registers are invalid.
7e0de605 105
93f11b16
DD
106* Add support for the Texas Instruments PRU processor.
107
0cda1e19
TP
108* Support for the ARMv8-R architecture and Cortex-R52 processor has been
109 added to the ARM port.
ced40572 110
9703a4ef
TG
111Changes in 2.28:
112
e23eba97
NC
113* Add support for the RISC-V architecture.
114
b19ea8d2 115* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 116
96a84ea3
TG
117Changes in 2.27:
118
4e3e1fdf
L
119* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
120
2edb36e7
NC
121* Add --no-pad-sections to stop the assembler from padding the end of output
122 sections up to their alignment boundary.
123
15afaa63
TP
124* Support for the ARMv8-M architecture has been added to the ARM port. Support
125 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
126 port.
127
f36e33da
CZ
128* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
129 .extCoreRegister pseudo-ops that allow an user to define custom
130 instructions, conditional codes, auxiliary and core registers.
131
b8871f35
L
132* Add a configure option --enable-elf-stt-common to decide whether ELF
133 assembler should generate common symbols with the STT_COMMON type by
134 default. Default to no.
135
a05a5b64 136* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
137 whether to generate common symbols with the STT_COMMON type.
138
9fb71ee4
NC
139* Add ability to set section flags and types via numeric values for ELF
140 based targets.
81c23f82 141
0cb4071e
L
142* Add a configure option --enable-x86-relax-relocations to decide whether
143 x86 assembler should generate relax relocations by default. Default to
144 yes, except for x86 Solaris targets older than Solaris 12.
145
a05a5b64 146* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
147 whether to generate relax relocations.
148
a05a5b64 149* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
150 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
151
4670103e
CZ
152* Add assembly-time relaxation option for ARC cpus.
153
9004b6bd
AB
154* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
155 cpu type to be adjusted at configure time.
156
7feec526
TG
157Changes in 2.26:
158
edeefb67
L
159* Add a configure option --enable-compressed-debug-sections={all,gas} to
160 decide whether DWARF debug sections should be compressed by default.
e12fe555 161
886a2506
NC
162* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
163 assembler support for Argonaut RISC architectures.
164
d02603dc
NC
165* Symbol and label names can now be enclosed in double quotes (") which allows
166 them to contain characters that are not part of valid symbol names in high
167 level languages.
168
f33026a9
MW
169* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
170 previous spelling, -march=armv6zk, is still accepted.
171
88f0ea34
MW
172* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
173 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
174 extensions has also been added to the Aarch64 port.
175
a5932920
MW
176* Support for the ARMv8.1 architecture has been added to the ARM port. Support
177 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
178 been added to the ARM port.
179
ea556d25
L
180* Extend --compress-debug-sections option to support
181 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
182 targets.
183
0d2b51ad
L
184* --compress-debug-sections is turned on for Linux/x86 by default.
185
c50415e2
TG
186Changes in 2.25:
187
f36e8886
BS
188* Add support for the AVR Tiny microcontrollers.
189
73589c9d
CS
190* Replace support for openrisc and or32 with support for or1k.
191
2e6976a8 192* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 193 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 194
35c08157
KLC
195* Add support for the Andes NDS32.
196
58ca03a2
TG
197Changes in 2.24:
198
13761a11
NC
199* Add support for the Texas Instruments MSP430X processor.
200
a05a5b64 201* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
202 generation of DWARF .debug_line sections.
203
36591ba1
SL
204* Add support for Altera Nios II.
205
a3c62988
NC
206* Add support for the Imagination Technologies Meta processor.
207
5bf135a7
NC
208* Add support for the v850e3v5.
209
e8044f35
RS
210* Remove assembler support for MIPS ECOFF targets.
211
af18cb59
TG
212Changes in 2.23:
213
da2bb560
NC
214* Add support for the 64-bit ARM architecture: AArch64.
215
6927f982
NC
216* Add support for S12X processor.
217
b9c361e0
JL
218* Add support for the VLE extension to the PowerPC architecture.
219
f6c1a2d5
NC
220* Add support for the Freescale XGATE architecture.
221
fa94de6b
RM
222* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
223 directives. These are currently available only for x86 and ARM targets.
224
99c513f6
DD
225* Add support for the Renesas RL78 architecture.
226
cfb8c092
NC
227* Add support for the Adapteva EPIPHANY architecture.
228
fe13e45b 229* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 230
a7142d94
TG
231Changes in 2.22:
232
69f56ae1 233* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 234
90b3661c 235Changes in 2.21:
44f45767 236
5fec8599
L
237* Gas no longer requires doubling of ampersands in macros.
238
40b36596
JM
239* Add support for the TMS320C6000 (TI C6X) processor family.
240
31907d5e
DK
241* GAS now understands an extended syntax in the .section directive flags
242 for COFF targets that allows the section's alignment to be specified. This
243 feature has also been backported to the 2.20 release series, starting with
244 2.20.1.
245
c7927a3c
NC
246* Add support for the Renesas RX processor.
247
a05a5b64 248* New command-line option, --compress-debug-sections, which requests
700c4060
CC
249 compression of DWARF debug information sections in the relocatable output
250 file. Compressed debug sections are supported by readelf, objdump, and
251 gold, but not currently by Gnu ld.
252
81c23f82
TG
253Changes in 2.20:
254
1cd986c5
NC
255* Added support for v850e2 and v850e2v3.
256
3e7a7d11
NC
257* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
258 pseudo op. It marks the symbol as being globally unique in the entire
259 process.
260
c921be7d
NC
261* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
262 in binary rather than text.
6e33da12 263
c1711530
DK
264* Add support for common symbol alignment to PE formats.
265
92846e72
CC
266* Add support for the new discriminator column in the DWARF line table,
267 with a discriminator operand for the .loc directive.
268
c3b7224a
NC
269* Add support for Sunplus score architecture.
270
d8045f23
NC
271* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
272 indicate that if the symbol is the target of a relocation, its value should
273 not be use. Instead the function should be invoked and its result used as
274 the value.
fa94de6b 275
84e94c90
NC
276* Add support for Lattice Mico32 (lm32) architecture.
277
fa94de6b 278* Add support for Xilinx MicroBlaze architecture.
caa03924 279
6e33da12
TG
280Changes in 2.19:
281
4f6d9c90
DJ
282* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
283 tables without runtime relocation.
284
a05a5b64 285* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
286 adds compatibility with H'00 style hex constants.
287
a05a5b64 288* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
289 targets.
290
a05a5b64 291* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
292 generate a listing output. The 'g' sub-option will insert into the listing
293 various information about the assembly, such as assembler version, the
a05a5b64 294 command-line options used, and a time stamp.
83f10cb2 295
a05a5b64 296* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
297 instructions with VEX prefix.
298
f1f8f695 299* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 300
a05a5b64 301* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
302 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
303 -mnaked-reg and -mold-gcc, for x86 targets.
304
38a57ae7
NC
305* Support for generating wide character strings has been added via the new
306 pseudo ops: .string16, .string32 and .string64.
307
85f10a01
MM
308* Support for SSE5 has been added to the i386 port.
309
7c3d153f
NC
310Changes in 2.18:
311
ec2655a6
NC
312* The GAS sources are now released under the GPLv3.
313
3d3d428f
NC
314* Support for the National Semiconductor CR16 target has been added.
315
3f9ce309
AM
316* Added gas .reloc pseudo. This is a low-level interface for creating
317 relocations.
318
99ad8390
NC
319* Add support for x86_64 PE+ target.
320
1c0d3aa6 321* Add support for Score target.
83518699 322
ec2655a6
NC
323Changes in 2.17:
324
d70c5fc7
NC
325* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
326
08333dc4
NS
327* Support for ms2 architecture has been added.
328
b7b8fb1d
NC
329* Support for the Z80 processor family has been added.
330
3e8a519c
MM
331* Add support for the "@<file>" syntax to the command line, so that extra
332 switches can be read from <file>.
333
a05a5b64 334* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
335 if enabled, will allow register names to be optionally prefixed with a $
336 character. This allows register names to be distinguished from label names.
fa94de6b 337
6eaeac8a
JB
338* Macros with a variable number of arguments are now supported. See the
339 documentation for how this works.
340
4bdd3565
NC
341* Added --reduce-memory-overheads switch to reduce the size of the hash
342 tables used, at the expense of longer assembly times, and
343 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
344
5e75c3ab
JB
345* Macro names and macro parameter names can now be any identifier that would
346 also be legal as a symbol elsewhere. For macro parameter names, this is
347 known to cause problems in certain sources when the respective target uses
348 characters inconsistently, and thus macro parameter references may no longer
349 be recognized as such (see the documentation for details).
fa94de6b 350
d2c5f73e
NC
351* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
352 for the VAX target in order to be more compatible with the VAX MACRO
353 assembler.
354
a05a5b64 355* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 356
957d91c1
NC
357Changes in 2.16:
358
fffeaa5f
JB
359* Redefinition of macros now results in an error.
360
a05a5b64 361* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 362
a05a5b64 363* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
364 targets.
365
f1dab70d
JB
366* The IA64 port now uses automatic dependency violation removal as its default
367 mode.
368
7499d566
NC
369* Port to MAXQ processor contributed by HCL Tech.
370
7ed4c4c5
NC
371* Added support for generating unwind tables for ARM ELF targets.
372
a05a5b64 373* Add a -g command-line option to generate debug information in the target's
329e276d
NC
374 preferred debug format.
375
1fe1f39c
NC
376* Support for the crx-elf target added.
377
1a320fbb 378* Support for the sh-symbianelf target added.
1fe1f39c 379
0503b355
BF
380* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
381 on pe[i]-i386; required for this target's DWARF 2 support.
382
6b6e92f4
NC
383* Support for Motorola MCF521x/5249/547x/548x added.
384
fd99574b
NC
385* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
386 instrucitons.
387
a05a5b64 388* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 389
a05a5b64 390* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
391 added to enter (and leave) alternate macro syntax mode.
392
0477af35
NC
393Changes in 2.15:
394
7a7f4e42
CD
395* The MIPS -membedded-pic option (Embedded-PIC code generation) is
396 deprecated and will be removed in a future release.
397
6edf0760
NC
398* Added PIC m32r Linux (ELF) and support to M32R assembler.
399
09d92015
MM
400* Added support for ARM V6.
401
88da98f3
MS
402* Added support for sh4a and variants.
403
eb764db8
NC
404* Support for Renesas M32R2 added.
405
88da98f3
MS
406* Limited support for Mapping Symbols as specified in the ARM ELF
407 specification has been added to the arm assembler.
ed769ec1 408
0bbf2aa4
NC
409* On ARM architectures, added a new gas directive ".unreq" that undoes
410 definitions created by ".req".
411
3e602632
NC
412* Support for Motorola ColdFire MCF528x added.
413
05da4302
NC
414* Added --gstabs+ switch to enable the generation of STABS debug format
415 information with GNU extensions.
fa94de6b 416
6a265366
CD
417* Added support for MIPS64 Release 2.
418
8ad30312
NC
419* Added support for v850e1.
420
12b55ccc
L
421* Added -n switch for x86 assembler. By default, x86 GAS replaces
422 multiple nop instructions used for alignment within code sections
423 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
424 switch disables the optimization.
425
78849248
ILT
426* Removed -n option from MIPS assembler. It was not useful, and confused the
427 existing -non_shared option.
428
43c58ae6
CD
429Changes in 2.14:
430
69be0a2b
CD
431* Added support for MIPS32 Release 2.
432
e8fd7476
NC
433* Added support for Xtensa architecture.
434
e16bb312
NC
435* Support for Intel's iWMMXt processor (an ARM variant) added.
436
cce4814f
NC
437* An assembler test generator has been contributed and an example file that
438 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 439
5177500f
NC
440* Support for SH2E added.
441
fea17916
NC
442* GASP has now been removed.
443
004d9caf
NC
444* Support for Texas Instruments TMS320C4x and TMS320C3x series of
445 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 446
a40cbfa3
NC
447* Support for the Ubicom IP2xxx microcontroller added.
448
2cbb2eef
NC
449Changes in 2.13:
450
a40cbfa3
NC
451* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
452 and FR500 included.
0ebb9a87 453
a40cbfa3 454* Support for DLX processor added.
52216602 455
a40cbfa3
NC
456* GASP has now been deprecated and will be removed in a future release. Use
457 the macro facilities in GAS instead.
3f965e60 458
a40cbfa3
NC
459* GASP now correctly parses floating point numbers. Unless the base is
460 explicitly specified, they are interpreted as decimal numbers regardless of
461 the currently specified base.
1ac57253 462
9a66911f
NC
463Changes in 2.12:
464
a40cbfa3 465* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 466
a40cbfa3 467* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 468
fa94de6b
RM
469* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
470 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
471 target processor has been deprecated, but is still accepted for
472 compatibility.
03b1477f 473
a40cbfa3
NC
474* Support for the VFP floating-point instruction set has been added to
475 the ARM assembler.
252b5132 476
a40cbfa3
NC
477* New psuedo op: .incbin to include a set of binary data at a given point
478 in the assembly. Contributed by Anders Norlander.
7e005732 479
a40cbfa3
NC
480* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
481 but still works for compatability.
ec68c924 482
fa94de6b 483* The MIPS assembler no longer issues a warning by default when it
a05a5b64 484 generates a nop instruction from a macro. The new command-line option
a40cbfa3 485 -n will turn on the warning.
63486801 486
2dac7317
JW
487Changes in 2.11:
488
500800ca
NC
489* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
490
a40cbfa3 491* x86 gas now supports the full Pentium4 instruction set.
a167610d 492
a40cbfa3 493* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 494
a40cbfa3 495* Support for Motorola 68HC11 and 68HC12.
df86943d 496
a40cbfa3 497* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 498
a40cbfa3 499* Support for IA-64.
2dac7317 500
a40cbfa3 501* Support for i860, by Jason Eckhardt.
22b36938 502
a40cbfa3 503* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 504
a40cbfa3 505* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 506
a05a5b64 507* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
508 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
509 translating various deprecated floating point instructions.
a38cf1db 510
252b5132
RH
511Changes in 2.10:
512
a40cbfa3
NC
513* Support for the ARM msr instruction was changed to only allow an immediate
514 operand when altering the flags field.
d14442f4 515
a40cbfa3 516* Support for ATMEL AVR.
adde6300 517
a40cbfa3 518* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 519
a40cbfa3 520* Support for numbers with suffixes.
3fd9f047 521
a40cbfa3 522* Added support for breaking to the end of repeat loops.
6a6987a9 523
a40cbfa3 524* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 525
a40cbfa3 526* New .elseif pseudo-op added.
3fd9f047 527
a40cbfa3 528* New --fatal-warnings option.
1f776aa5 529
a40cbfa3 530* picoJava architecture support added.
252b5132 531
a40cbfa3 532* Motorola MCore 210 processor support added.
041dd5a9 533
fa94de6b 534* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 535 assembly programs with intel syntax.
252b5132 536
a40cbfa3 537* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 538
a40cbfa3 539* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 540
a40cbfa3 541* Full 16-bit mode support for i386.
252b5132 542
fa94de6b 543* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
544 produce errors or warnings on incorrect assembly code that previous versions
545 of gas accepted. If you get unexpected messages from code that worked with
546 older versions of gas, please double check the code before reporting a bug.
252b5132 547
a40cbfa3 548* Weak symbol support added for COFF targets.
252b5132 549
a40cbfa3 550* Mitsubishi D30V support added.
252b5132 551
a40cbfa3 552* Texas Instruments c80 (tms320c80) support added.
252b5132 553
a40cbfa3 554* i960 ELF support added.
bedf545c 555
a40cbfa3 556* ARM ELF support added.
a057431b 557
252b5132
RH
558Changes in 2.9:
559
a40cbfa3 560* Texas Instruments c30 (tms320c30) support added.
252b5132 561
fa94de6b 562* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 563 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 564
a40cbfa3 565* Added --gstabs option to generate stabs debugging information.
252b5132 566
fa94de6b 567* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 568 listing.
252b5132 569
a40cbfa3 570* Added -MD option to print dependencies.
252b5132
RH
571
572Changes in 2.8:
573
a40cbfa3 574* BeOS support added.
252b5132 575
a40cbfa3 576* MIPS16 support added.
252b5132 577
a40cbfa3 578* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 579
a40cbfa3 580* Alpha/VMS support added.
252b5132 581
a40cbfa3
NC
582* m68k options --base-size-default-16, --base-size-default-32,
583 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 584
a40cbfa3
NC
585* The alignment directives now take an optional third argument, which is the
586 maximum number of bytes to skip. If doing the alignment would require
587 skipping more than the given number of bytes, the alignment is not done at
588 all.
252b5132 589
a40cbfa3 590* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 591
a40cbfa3
NC
592* The -a option takes a new suboption, c (e.g., -alc), to skip false
593 conditionals in listings.
252b5132 594
a40cbfa3
NC
595* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
596 the symbol is already defined.
252b5132
RH
597
598Changes in 2.7:
599
a40cbfa3
NC
600* The PowerPC assembler now allows the use of symbolic register names (r0,
601 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
602 can be used any time. PowerPC 860 move to/from SPR instructions have been
603 added.
252b5132 604
a40cbfa3 605* Alpha Linux (ELF) support added.
252b5132 606
a40cbfa3 607* PowerPC ELF support added.
252b5132 608
a40cbfa3 609* m68k Linux (ELF) support added.
252b5132 610
a40cbfa3 611* i960 Hx/Jx support added.
252b5132 612
a40cbfa3 613* i386/PowerPC gnu-win32 support added.
252b5132 614
a40cbfa3
NC
615* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
616 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 617 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 618 target=i386-unknown-sco3.2v5elf.
252b5132 619
a40cbfa3 620* m88k-motorola-sysv3* support added.
252b5132
RH
621
622Changes in 2.6:
623
a40cbfa3 624* Gas now directly supports macros, without requiring GASP.
252b5132 625
a40cbfa3
NC
626* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
627 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
628 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 629
a40cbfa3 630* Added --defsym SYM=VALUE option.
252b5132 631
a40cbfa3 632* Added -mips4 support to MIPS assembler.
252b5132 633
a40cbfa3 634* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
635
636Changes in 2.4:
637
a40cbfa3 638* Converted this directory to use an autoconf-generated configure script.
252b5132 639
a40cbfa3 640* ARM support, from Richard Earnshaw.
252b5132 641
a40cbfa3
NC
642* Updated VMS support, from Pat Rankin, including considerably improved
643 debugging support.
252b5132 644
a40cbfa3 645* Support for the control registers in the 68060.
252b5132 646
a40cbfa3 647* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
648 provide for possible future gcc changes, for targets where gas provides some
649 features not available in the native assembler. If the native assembler is
a40cbfa3 650 used, it should become obvious pretty quickly what the problem is.
252b5132 651
a40cbfa3 652* Usage message is available with "--help".
252b5132 653
fa94de6b 654* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 655 also, but didn't get into the NEWS file.)
252b5132 656
a40cbfa3 657* Weak symbol support for a.out.
252b5132 658
fa94de6b 659* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 660 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 661
a40cbfa3
NC
662* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
663 Paul Kranenburg.
252b5132 664
a40cbfa3
NC
665* Improved Alpha support. Immediate constants can have a much larger range
666 now. Support for the 21164 has been contributed by Digital.
252b5132 667
a40cbfa3 668* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
669
670Changes in 2.3:
671
a40cbfa3 672* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 673
a40cbfa3 674* RS/6000 and PowerPC support by Ian Taylor.
252b5132 675
a40cbfa3
NC
676* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
677 based on mail received from various people. The `-h#' option should work
678 again too.
252b5132 679
a40cbfa3 680* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 681 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
682 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
683 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
684 in the "dist" directory.
252b5132 685
a40cbfa3
NC
686* Vax support in gas fixed for BSD, so it builds and seems to run a couple
687 simple tests okay. I haven't put it through extensive testing. (GNU make is
688 currently required for BSD 4.3 builds.)
252b5132 689
fa94de6b 690* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
691 based on code donated by CMU, which used an a.out-based format. I'm afraid
692 the alpha-a.out support is pretty badly mangled, and much of it removed;
693 making it work will require rewriting it as BFD support for the format anyways.
252b5132 694
a40cbfa3 695* Irix 5 support.
252b5132 696
fa94de6b 697* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 698 couple different versions of expect and dejagnu.
252b5132 699
fa94de6b
RM
700* Symbols' values are now handled internally as expressions, permitting more
701 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
702 handling have also changed, and simple constant pool management has been
703 added, to make the Alpha port easier.
252b5132 704
a40cbfa3
NC
705* New option "--statistics" for printing out program run times. This is
706 intended to be used with the gcc "-Q" option, which prints out times spent in
707 various phases of compilation. (You should be able to get all of them
708 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
709
710Changes in 2.2:
711
a40cbfa3 712* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 713
fa94de6b
RM
714* Configurations that are still in development (and therefore are convenient to
715 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
716 gas/Makefile.in, so people not doing development work shouldn't get the
717 impression that support for such configurations is actually believed to be
718 reliable.
252b5132 719
fa94de6b 720* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
721 displayed. This should prevent some confusion about the source of occasional
722 messages about "internal errors".
252b5132 723
fa94de6b 724* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 725 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 726
a40cbfa3
NC
727* Symbol values are maintained as expressions instead of being immediately
728 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
729 more complex calculations involving symbols whose values are not alreadey
730 known.
252b5132 731
a40cbfa3 732* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
733 If any stabs directives are seen in the source, GAS will create two new
734 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
735 section is nearly identical to the a.out symbol format, and .stabstr is
736 its string table. For this to be useful, you must have configured GCC
737 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
738 that can use the stab sections (4.11 or later).
252b5132 739
fa94de6b 740* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 741 support is in progress.
252b5132
RH
742
743Changes in 2.1:
744
fa94de6b 745* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 746 incorporated, but not well tested yet.
252b5132 747
fa94de6b 748* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 749 with gcc now.
252b5132 750
a40cbfa3
NC
751* Some minor adjustments to add (Convergent Technologies') Miniframe support,
752 suggested by Ronald Cole.
252b5132 753
a40cbfa3
NC
754* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
755 includes improved ELF support, which I've started adapting for SPARC Solaris
756 2.x. Integration isn't completely, so it probably won't work.
252b5132 757
a40cbfa3 758* HP9000/300 support, donated by HP, has been merged in.
252b5132 759
a40cbfa3 760* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 761
a40cbfa3 762* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 763
a40cbfa3 764* Test suite framework is starting to become reasonable.
252b5132
RH
765
766Changes in 2.0:
767
a40cbfa3 768* Mostly bug fixes.
252b5132 769
a40cbfa3 770* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
771
772Changes in 1.94:
773
a40cbfa3
NC
774* BFD merge is partly done. Adventurous souls may try giving configure the
775 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
776 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
777 or "solaris". (ELF isn't really supported yet. It needs work. I've got
778 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
779 fully merged yet.)
252b5132 780
a40cbfa3
NC
781* The 68K opcode table has been split in half. It should now compile under gcc
782 without consuming ridiculous amounts of memory.
252b5132 783
a40cbfa3
NC
784* A couple data structures have been reduced in size. This should result in
785 saving a little bit of space at runtime.
252b5132 786
a40cbfa3
NC
787* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
788 code provided ROSE format support, which I haven't merged in yet. (I can
789 make it available, if anyone wants to try it out.) Ralph's code, for BSD
790 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
791 coming.
252b5132 792
a40cbfa3 793* Support for the Hitachi H8/500 has been added.
252b5132 794
a40cbfa3
NC
795* VMS host and target support should be working now, thanks chiefly to Eric
796 Youngdale.
252b5132
RH
797
798Changes in 1.93.01:
799
a40cbfa3 800* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 801
a40cbfa3 802* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 803
a40cbfa3
NC
804* For m68k, "%" is now accepted before register names. For COFF format, which
805 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
806 can be distinguished from the register.
252b5132 807
a40cbfa3
NC
808* Last public release was 1.38. Lots of configuration changes since then, lots
809 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
810
811\f
b3adc24a 812Copyright (C) 2012-2020 Free Software Foundation, Inc.
5bf135a7
NC
813
814Copying and distribution of this file, with or without modification,
815are permitted in any medium without royalty provided the copyright
816notice and this notice are preserved.
817
252b5132
RH
818Local variables:
819fill-column: 79
820End:
This page took 0.859201 seconds and 4 git commands to generate.