gdbserver/linux-low: turn 'siginfo_fixup' into a method
[deliverable/binutils-gdb.git] / gdbserver / linux-m32r-low.cc
CommitLineData
7cfbc4a0 1/* GNU/Linux/m32r specific low level interface, for the remote server for GDB.
b811d2c2 2 Copyright (C) 2005-2020 Free Software Foundation, Inc.
7cfbc4a0
KI
3
4 This file is part of GDB.
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
a9762ec7 8 the Free Software Foundation; either version 3 of the License, or
7cfbc4a0
KI
9 (at your option) any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
a9762ec7 17 along with this program. If not, see <http://www.gnu.org/licenses/>. */
7cfbc4a0
KI
18
19#include "server.h"
20#include "linux-low.h"
21
22#ifdef HAVE_SYS_REG_H
23#include <sys/reg.h>
24#endif
25
ef0478f6
TBA
26/* Linux target op definitions for the m32r architecture. */
27
28class m32r_target : public linux_process_target
29{
30public:
31
aa8d21c9
TBA
32 const regs_info *get_regs_info () override;
33
3ca4edb6
TBA
34 const gdb_byte *sw_breakpoint_from_kind (int kind, int *size) override;
35
797bcff5
TBA
36protected:
37
38 void low_arch_setup () override;
daca57a7
TBA
39
40 bool low_cannot_fetch_register (int regno) override;
41
42 bool low_cannot_store_register (int regno) override;
bf9ae9d8
TBA
43
44 bool low_supports_breakpoints () override;
45
46 CORE_ADDR low_get_pc (regcache *regcache) override;
47
48 void low_set_pc (regcache *regcache, CORE_ADDR newpc) override;
d7146cda
TBA
49
50 bool low_breakpoint_at (CORE_ADDR pc) override;
ef0478f6
TBA
51};
52
53/* The singleton target ops object. */
54
55static m32r_target the_m32r_target;
56
bf9ae9d8
TBA
57bool
58m32r_target::low_supports_breakpoints ()
59{
60 return true;
61}
62
63CORE_ADDR
64m32r_target::low_get_pc (regcache *regcache)
65{
66 return linux_get_pc_32bit (regcache);
67}
68
69void
70m32r_target::low_set_pc (regcache *regcache, CORE_ADDR pc)
71{
72 linux_set_pc_32bit (regcache, pc);
73}
74
d05b4ac3
UW
75/* Defined in auto-generated file reg-m32r.c. */
76void init_registers_m32r (void);
3aee8918 77extern const struct target_desc *tdesc_m32r;
d05b4ac3 78
7cfbc4a0
KI
79#define m32r_num_regs 25
80
81static int m32r_regmap[] = {
82#ifdef PT_R0
83 PT_R0, PT_R1, PT_R2, PT_R3, PT_R4, PT_R5, PT_R6, PT_R7,
84 PT_R8, PT_R9, PT_R10, PT_R11, PT_R12, PT_FP, PT_LR, PT_SPU,
85 PT_PSW, PT_CBR, PT_SPI, PT_SPU, PT_BPC, PT_PC, PT_ACCL, PT_ACCH, PT_EVB
86#else
87 4 * 4, 4 * 5, 4 * 6, 4 * 7, 4 * 0, 4 * 1, 4 * 2, 4 * 8,
88 4 * 9, 4 * 10, 4 * 11, 4 * 12, 4 * 13, 4 * 24, 4 * 25, 4 * 23,
89 4 * 19, 4 * 31, 4 * 26, 4 * 23, 4 * 20, 4 * 30, 4 * 16, 4 * 15, 4 * 32
90#endif
91};
92
daca57a7
TBA
93bool
94m32r_target::low_cannot_store_register (int regno)
7cfbc4a0
KI
95{
96 return (regno >= m32r_num_regs);
97}
98
daca57a7
TBA
99bool
100m32r_target::low_cannot_fetch_register (int regno)
7cfbc4a0
KI
101{
102 return (regno >= m32r_num_regs);
103}
104
7cfbc4a0
KI
105static const unsigned short m32r_breakpoint = 0x10f1;
106#define m32r_breakpoint_len 2
107
3ca4edb6 108/* Implementation of target ops method "sw_breakpoint_from_kind". */
dd373349 109
3ca4edb6
TBA
110const gdb_byte *
111m32r_target::sw_breakpoint_from_kind (int kind, int *size)
dd373349
AT
112{
113 *size = m32r_breakpoint_len;
114 return (const gdb_byte *) &m32r_breakpoint;
115}
116
d7146cda
TBA
117bool
118m32r_target::low_breakpoint_at (CORE_ADDR where)
7cfbc4a0
KI
119{
120 unsigned short insn;
121
d7146cda 122 read_memory (where, (unsigned char *) &insn, m32r_breakpoint_len);
7cfbc4a0 123 if (insn == m32r_breakpoint)
d7146cda 124 return true;
7cfbc4a0
KI
125
126 /* If necessary, recognize more trap instructions here. GDB only uses the
127 one. */
d7146cda 128 return false;
7cfbc4a0
KI
129}
130
797bcff5
TBA
131void
132m32r_target::low_arch_setup ()
3aee8918
PA
133{
134 current_process ()->tdesc = tdesc_m32r;
135}
136
7d00775e
AT
137/* Support for hardware single step. */
138
139static int
140m32r_supports_hardware_single_step (void)
141{
142 return 1;
143}
144
3aee8918
PA
145static struct usrregs_info m32r_usrregs_info =
146 {
147 m32r_num_regs,
148 m32r_regmap,
149 };
150
aa8d21c9 151static struct regs_info myregs_info =
3aee8918
PA
152 {
153 NULL, /* regset_bitmap */
154 &m32r_usrregs_info,
155 };
156
aa8d21c9
TBA
157const regs_info *
158m32r_target::get_regs_info ()
3aee8918 159{
aa8d21c9 160 return &myregs_info;
3aee8918
PA
161}
162
7cfbc4a0 163struct linux_target_ops the_low_target = {
7d00775e 164 NULL, /* new_process */
04ec7890 165 NULL, /* delete_process */
7d00775e 166 NULL, /* new_thread */
466eecee 167 NULL, /* delete_thread */
7d00775e
AT
168 NULL, /* new_fork */
169 NULL, /* prepare_to_resume */
170 NULL, /* process_qsupported */
171 NULL, /* supports_tracepoints */
172 NULL, /* get_thread_area */
173 NULL, /* install_fast_tracepoint_jump_pad */
174 NULL, /* emit_ops */
175 NULL, /* get_min_fast_tracepoint_insn_len */
176 NULL, /* supports_range_stepping */
7d00775e 177 m32r_supports_hardware_single_step,
7cfbc4a0 178};
3aee8918 179
ef0478f6
TBA
180/* The linux target ops object. */
181
182linux_process_target *the_linux_target = &the_m32r_target;
183
3aee8918
PA
184void
185initialize_low_arch (void)
186{
187 init_registers_m32r ();
188}
This page took 1.239678 seconds and 4 git commands to generate.