Commit | Line | Data |
---|---|---|
7cfbc4a0 | 1 | /* GNU/Linux/m32r specific low level interface, for the remote server for GDB. |
b811d2c2 | 2 | Copyright (C) 2005-2020 Free Software Foundation, Inc. |
7cfbc4a0 KI |
3 | |
4 | This file is part of GDB. | |
5 | ||
6 | This program is free software; you can redistribute it and/or modify | |
7 | it under the terms of the GNU General Public License as published by | |
a9762ec7 | 8 | the Free Software Foundation; either version 3 of the License, or |
7cfbc4a0 KI |
9 | (at your option) any later version. |
10 | ||
11 | This program is distributed in the hope that it will be useful, | |
12 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | GNU General Public License for more details. | |
15 | ||
16 | You should have received a copy of the GNU General Public License | |
a9762ec7 | 17 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ |
7cfbc4a0 KI |
18 | |
19 | #include "server.h" | |
20 | #include "linux-low.h" | |
21 | ||
22 | #ifdef HAVE_SYS_REG_H | |
23 | #include <sys/reg.h> | |
24 | #endif | |
25 | ||
ef0478f6 TBA |
26 | /* Linux target op definitions for the m32r architecture. */ |
27 | ||
28 | class m32r_target : public linux_process_target | |
29 | { | |
30 | public: | |
31 | ||
aa8d21c9 TBA |
32 | const regs_info *get_regs_info () override; |
33 | ||
3ca4edb6 TBA |
34 | const gdb_byte *sw_breakpoint_from_kind (int kind, int *size) override; |
35 | ||
797bcff5 TBA |
36 | protected: |
37 | ||
38 | void low_arch_setup () override; | |
daca57a7 TBA |
39 | |
40 | bool low_cannot_fetch_register (int regno) override; | |
41 | ||
42 | bool low_cannot_store_register (int regno) override; | |
bf9ae9d8 TBA |
43 | |
44 | bool low_supports_breakpoints () override; | |
45 | ||
46 | CORE_ADDR low_get_pc (regcache *regcache) override; | |
47 | ||
48 | void low_set_pc (regcache *regcache, CORE_ADDR newpc) override; | |
ef0478f6 TBA |
49 | }; |
50 | ||
51 | /* The singleton target ops object. */ | |
52 | ||
53 | static m32r_target the_m32r_target; | |
54 | ||
bf9ae9d8 TBA |
55 | bool |
56 | m32r_target::low_supports_breakpoints () | |
57 | { | |
58 | return true; | |
59 | } | |
60 | ||
61 | CORE_ADDR | |
62 | m32r_target::low_get_pc (regcache *regcache) | |
63 | { | |
64 | return linux_get_pc_32bit (regcache); | |
65 | } | |
66 | ||
67 | void | |
68 | m32r_target::low_set_pc (regcache *regcache, CORE_ADDR pc) | |
69 | { | |
70 | linux_set_pc_32bit (regcache, pc); | |
71 | } | |
72 | ||
d05b4ac3 UW |
73 | /* Defined in auto-generated file reg-m32r.c. */ |
74 | void init_registers_m32r (void); | |
3aee8918 | 75 | extern const struct target_desc *tdesc_m32r; |
d05b4ac3 | 76 | |
7cfbc4a0 KI |
77 | #define m32r_num_regs 25 |
78 | ||
79 | static int m32r_regmap[] = { | |
80 | #ifdef PT_R0 | |
81 | PT_R0, PT_R1, PT_R2, PT_R3, PT_R4, PT_R5, PT_R6, PT_R7, | |
82 | PT_R8, PT_R9, PT_R10, PT_R11, PT_R12, PT_FP, PT_LR, PT_SPU, | |
83 | PT_PSW, PT_CBR, PT_SPI, PT_SPU, PT_BPC, PT_PC, PT_ACCL, PT_ACCH, PT_EVB | |
84 | #else | |
85 | 4 * 4, 4 * 5, 4 * 6, 4 * 7, 4 * 0, 4 * 1, 4 * 2, 4 * 8, | |
86 | 4 * 9, 4 * 10, 4 * 11, 4 * 12, 4 * 13, 4 * 24, 4 * 25, 4 * 23, | |
87 | 4 * 19, 4 * 31, 4 * 26, 4 * 23, 4 * 20, 4 * 30, 4 * 16, 4 * 15, 4 * 32 | |
88 | #endif | |
89 | }; | |
90 | ||
daca57a7 TBA |
91 | bool |
92 | m32r_target::low_cannot_store_register (int regno) | |
7cfbc4a0 KI |
93 | { |
94 | return (regno >= m32r_num_regs); | |
95 | } | |
96 | ||
daca57a7 TBA |
97 | bool |
98 | m32r_target::low_cannot_fetch_register (int regno) | |
7cfbc4a0 KI |
99 | { |
100 | return (regno >= m32r_num_regs); | |
101 | } | |
102 | ||
7cfbc4a0 KI |
103 | static const unsigned short m32r_breakpoint = 0x10f1; |
104 | #define m32r_breakpoint_len 2 | |
105 | ||
3ca4edb6 | 106 | /* Implementation of target ops method "sw_breakpoint_from_kind". */ |
dd373349 | 107 | |
3ca4edb6 TBA |
108 | const gdb_byte * |
109 | m32r_target::sw_breakpoint_from_kind (int kind, int *size) | |
dd373349 AT |
110 | { |
111 | *size = m32r_breakpoint_len; | |
112 | return (const gdb_byte *) &m32r_breakpoint; | |
113 | } | |
114 | ||
7cfbc4a0 KI |
115 | static int |
116 | m32r_breakpoint_at (CORE_ADDR where) | |
117 | { | |
118 | unsigned short insn; | |
119 | ||
52405d85 TBA |
120 | the_target->read_memory (where, (unsigned char *) &insn, |
121 | m32r_breakpoint_len); | |
7cfbc4a0 KI |
122 | if (insn == m32r_breakpoint) |
123 | return 1; | |
124 | ||
125 | /* If necessary, recognize more trap instructions here. GDB only uses the | |
126 | one. */ | |
127 | return 0; | |
128 | } | |
129 | ||
797bcff5 TBA |
130 | void |
131 | m32r_target::low_arch_setup () | |
3aee8918 PA |
132 | { |
133 | current_process ()->tdesc = tdesc_m32r; | |
134 | } | |
135 | ||
7d00775e AT |
136 | /* Support for hardware single step. */ |
137 | ||
138 | static int | |
139 | m32r_supports_hardware_single_step (void) | |
140 | { | |
141 | return 1; | |
142 | } | |
143 | ||
3aee8918 PA |
144 | static struct usrregs_info m32r_usrregs_info = |
145 | { | |
146 | m32r_num_regs, | |
147 | m32r_regmap, | |
148 | }; | |
149 | ||
aa8d21c9 | 150 | static struct regs_info myregs_info = |
3aee8918 PA |
151 | { |
152 | NULL, /* regset_bitmap */ | |
153 | &m32r_usrregs_info, | |
154 | }; | |
155 | ||
aa8d21c9 TBA |
156 | const regs_info * |
157 | m32r_target::get_regs_info () | |
3aee8918 | 158 | { |
aa8d21c9 | 159 | return &myregs_info; |
3aee8918 PA |
160 | } |
161 | ||
7cfbc4a0 | 162 | struct linux_target_ops the_low_target = { |
7cfbc4a0 | 163 | m32r_breakpoint_at, |
7d00775e AT |
164 | NULL, /* supports_z_point_type */ |
165 | NULL, /* insert_point */ | |
166 | NULL, /* remove_point */ | |
167 | NULL, /* stopped_by_watchpoint */ | |
168 | NULL, /* stopped_data_address */ | |
169 | NULL, /* collect_ptrace_register */ | |
170 | NULL, /* supply_ptrace_register */ | |
171 | NULL, /* siginfo_fixup */ | |
172 | NULL, /* new_process */ | |
04ec7890 | 173 | NULL, /* delete_process */ |
7d00775e | 174 | NULL, /* new_thread */ |
466eecee | 175 | NULL, /* delete_thread */ |
7d00775e AT |
176 | NULL, /* new_fork */ |
177 | NULL, /* prepare_to_resume */ | |
178 | NULL, /* process_qsupported */ | |
179 | NULL, /* supports_tracepoints */ | |
180 | NULL, /* get_thread_area */ | |
181 | NULL, /* install_fast_tracepoint_jump_pad */ | |
182 | NULL, /* emit_ops */ | |
183 | NULL, /* get_min_fast_tracepoint_insn_len */ | |
184 | NULL, /* supports_range_stepping */ | |
7d00775e | 185 | m32r_supports_hardware_single_step, |
7cfbc4a0 | 186 | }; |
3aee8918 | 187 | |
ef0478f6 TBA |
188 | /* The linux target ops object. */ |
189 | ||
190 | linux_process_target *the_linux_target = &the_m32r_target; | |
191 | ||
3aee8918 PA |
192 | void |
193 | initialize_low_arch (void) | |
194 | { | |
195 | init_registers_m32r (); | |
196 | } |