gdbserver/linux-low: turn some more static functions into private methods
[deliverable/binutils-gdb.git] / gdbserver / linux-xtensa-low.cc
CommitLineData
1525d545 1/* GNU/Linux/Xtensa specific low level interface, for the remote server for GDB.
b811d2c2 2 Copyright (C) 2007-2020 Free Software Foundation, Inc.
1525d545
MG
3
4 This file is part of GDB.
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 3 of the License, or
9 (at your option) any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program. If not, see <http://www.gnu.org/licenses/>. */
18
19
20#include "server.h"
21#include "linux-low.h"
22
ef0478f6
TBA
23/* Linux target op definitions for the Xtensa architecture. */
24
25class xtensa_target : public linux_process_target
26{
27public:
28
aa8d21c9
TBA
29 const regs_info *get_regs_info () override;
30
797bcff5
TBA
31protected:
32
33 void low_arch_setup () override;
daca57a7
TBA
34
35 bool low_cannot_fetch_register (int regno) override;
36
37 bool low_cannot_store_register (int regno) override;
ef0478f6
TBA
38};
39
40/* The singleton target ops object. */
41
42static xtensa_target the_xtensa_target;
43
daca57a7
TBA
44bool
45xtensa_target::low_cannot_fetch_register (int regno)
46{
47 gdb_assert_not_reached ("linux target op low_cannot_fetch_register "
48 "is not implemented by the target");
49}
50
51bool
52xtensa_target::low_cannot_store_register (int regno)
53{
54 gdb_assert_not_reached ("linux target op low_cannot_store_register "
55 "is not implemented by the target");
56}
57
d05b4ac3
UW
58/* Defined in auto-generated file reg-xtensa.c. */
59void init_registers_xtensa (void);
3aee8918 60extern const struct target_desc *tdesc_xtensa;
d05b4ac3 61
e671835b 62#include <asm/ptrace.h>
1525d545 63#include <xtensa-config.h>
40045d91
MF
64#include "arch/xtensa.h"
65#include "gdb_proc_service.h"
1525d545
MG
66
67#include "xtensa-xtregs.c"
68
69enum regnum {
70 R_PC=0, R_PS,
71 R_LBEG, R_LEND, R_LCOUNT,
72 R_SAR,
73 R_WS, R_WB,
a12e714b 74 R_THREADPTR,
1b3f6016 75 R_A0 = 64
1525d545
MG
76};
77
78static void
442ea881 79xtensa_fill_gregset (struct regcache *regcache, void *buf)
1525d545
MG
80{
81 elf_greg_t* rset = (elf_greg_t*)buf;
3aee8918 82 const struct target_desc *tdesc = regcache->tdesc;
1525d545
MG
83 int ar0_regnum;
84 char *ptr;
85 int i;
86
87 /* Take care of AR registers. */
88
3aee8918 89 ar0_regnum = find_regno (tdesc, "ar0");
1525d545
MG
90 ptr = (char*)&rset[R_A0];
91
92 for (i = ar0_regnum; i < ar0_regnum + XCHAL_NUM_AREGS; i++)
93 {
442ea881 94 collect_register (regcache, i, ptr);
3aee8918 95 ptr += register_size (tdesc, i);
1525d545
MG
96 }
97
1a09b50a
MF
98 if (XSHAL_ABI == XTHAL_ABI_CALL0)
99 {
100 int a0_regnum = find_regno (tdesc, "a0");
101 ptr = (char *) &rset[R_A0 + 4 * rset[R_WB]];
102
103 for (i = a0_regnum; i < a0_regnum + C0_NREGS; i++)
104 {
105 if ((4 * rset[R_WB] + i - a0_regnum) == XCHAL_NUM_AREGS)
106 ptr = (char *) &rset[R_A0];
107 collect_register (regcache, i, ptr);
108 ptr += register_size (tdesc, i);
109 }
110 }
111
1525d545
MG
112 /* Loop registers, if hardware has it. */
113
a2d5a9d7 114#if XCHAL_HAVE_LOOPS
442ea881
PA
115 collect_register_by_name (regcache, "lbeg", (char*)&rset[R_LBEG]);
116 collect_register_by_name (regcache, "lend", (char*)&rset[R_LEND]);
117 collect_register_by_name (regcache, "lcount", (char*)&rset[R_LCOUNT]);
1525d545
MG
118#endif
119
442ea881
PA
120 collect_register_by_name (regcache, "sar", (char*)&rset[R_SAR]);
121 collect_register_by_name (regcache, "pc", (char*)&rset[R_PC]);
122 collect_register_by_name (regcache, "ps", (char*)&rset[R_PS]);
123 collect_register_by_name (regcache, "windowbase", (char*)&rset[R_WB]);
124 collect_register_by_name (regcache, "windowstart", (char*)&rset[R_WS]);
a12e714b
MF
125
126#if XCHAL_HAVE_THREADPTR
127 collect_register_by_name (regcache, "threadptr",
128 (char *) &rset[R_THREADPTR]);
129#endif
1525d545
MG
130}
131
132static void
442ea881 133xtensa_store_gregset (struct regcache *regcache, const void *buf)
1525d545
MG
134{
135 const elf_greg_t* rset = (const elf_greg_t*)buf;
3aee8918 136 const struct target_desc *tdesc = regcache->tdesc;
1525d545
MG
137 int ar0_regnum;
138 char *ptr;
139 int i;
140
141 /* Take care of AR registers. */
142
3aee8918 143 ar0_regnum = find_regno (tdesc, "ar0");
1525d545
MG
144 ptr = (char *)&rset[R_A0];
145
146 for (i = ar0_regnum; i < ar0_regnum + XCHAL_NUM_AREGS; i++)
147 {
442ea881 148 supply_register (regcache, i, ptr);
3aee8918 149 ptr += register_size (tdesc, i);
1525d545
MG
150 }
151
1a09b50a
MF
152 if (XSHAL_ABI == XTHAL_ABI_CALL0)
153 {
154 int a0_regnum = find_regno (tdesc, "a0");
155 ptr = (char *) &rset[R_A0 + (4 * rset[R_WB]) % XCHAL_NUM_AREGS];
156
157 for (i = a0_regnum; i < a0_regnum + C0_NREGS; i++)
158 {
159 if ((4 * rset[R_WB] + i - a0_regnum) == XCHAL_NUM_AREGS)
160 ptr = (char *) &rset[R_A0];
161 supply_register (regcache, i, ptr);
162 ptr += register_size (tdesc, i);
163 }
164 }
165
1525d545
MG
166 /* Loop registers, if hardware has it. */
167
a2d5a9d7 168#if XCHAL_HAVE_LOOPS
442ea881
PA
169 supply_register_by_name (regcache, "lbeg", (char*)&rset[R_LBEG]);
170 supply_register_by_name (regcache, "lend", (char*)&rset[R_LEND]);
171 supply_register_by_name (regcache, "lcount", (char*)&rset[R_LCOUNT]);
1525d545
MG
172#endif
173
442ea881
PA
174 supply_register_by_name (regcache, "sar", (char*)&rset[R_SAR]);
175 supply_register_by_name (regcache, "pc", (char*)&rset[R_PC]);
176 supply_register_by_name (regcache, "ps", (char*)&rset[R_PS]);
177 supply_register_by_name (regcache, "windowbase", (char*)&rset[R_WB]);
178 supply_register_by_name (regcache, "windowstart", (char*)&rset[R_WS]);
a12e714b
MF
179
180#if XCHAL_HAVE_THREADPTR
181 supply_register_by_name (regcache, "threadptr",
182 (char *) &rset[R_THREADPTR]);
183#endif
1525d545
MG
184}
185
186/* Xtensa GNU/Linux PTRACE interface includes extended register set. */
187
188static void
442ea881 189xtensa_fill_xtregset (struct regcache *regcache, void *buf)
1525d545
MG
190{
191 const xtensa_regtable_t *ptr;
192
193 for (ptr = xtensa_regmap_table; ptr->name; ptr++)
194 {
442ea881 195 collect_register_by_name (regcache, ptr->name,
1525d545
MG
196 (char*)buf + ptr->ptrace_offset);
197 }
198}
199
200static void
442ea881 201xtensa_store_xtregset (struct regcache *regcache, const void *buf)
1525d545
MG
202{
203 const xtensa_regtable_t *ptr;
204
205 for (ptr = xtensa_regmap_table; ptr->name; ptr++)
206 {
442ea881 207 supply_register_by_name (regcache, ptr->name,
1525d545
MG
208 (char*)buf + ptr->ptrace_offset);
209 }
210}
211
3aee8918 212static struct regset_info xtensa_regsets[] = {
1570b33e 213 { PTRACE_GETREGS, PTRACE_SETREGS, 0, sizeof (elf_gregset_t),
1525d545
MG
214 GENERAL_REGS,
215 xtensa_fill_gregset, xtensa_store_gregset },
1570b33e 216 { PTRACE_GETXTREGS, PTRACE_SETXTREGS, 0, XTENSA_ELF_XTREG_SIZE,
1525d545
MG
217 EXTENDED_REGS,
218 xtensa_fill_xtregset, xtensa_store_xtregset },
50bc912a 219 NULL_REGSET
1525d545
MG
220};
221
222#if XCHAL_HAVE_BE
223#define XTENSA_BREAKPOINT {0xd2,0x0f}
224#else
225#define XTENSA_BREAKPOINT {0x2d,0xf0}
226#endif
227
dd373349 228static const gdb_byte xtensa_breakpoint[] = XTENSA_BREAKPOINT;
1525d545
MG
229#define xtensa_breakpoint_len 2
230
dd373349
AT
231/* Implementation of linux_target_ops method "sw_breakpoint_from_kind". */
232
233static const gdb_byte *
234xtensa_sw_breakpoint_from_kind (int kind, int *size)
235{
236 *size = xtensa_breakpoint_len;
237 return xtensa_breakpoint;
238}
239
1525d545
MG
240static int
241xtensa_breakpoint_at (CORE_ADDR where)
242{
243 unsigned long insn;
244
52405d85
TBA
245 the_target->read_memory (where, (unsigned char *) &insn,
246 xtensa_breakpoint_len);
493e2a69
MS
247 return memcmp((char *) &insn,
248 xtensa_breakpoint, xtensa_breakpoint_len) == 0;
1525d545
MG
249}
250
40045d91
MF
251/* Called by libthread_db. */
252
253ps_err_e
754653a7 254ps_get_thread_area (struct ps_prochandle *ph,
40045d91
MF
255 lwpid_t lwpid, int idx, void **base)
256{
257 xtensa_elf_gregset_t regs;
258
259 if (ptrace (PTRACE_GETREGS, lwpid, NULL, &regs) != 0)
260 return PS_ERR;
261
262 /* IDX is the bias from the thread pointer to the beginning of the
263 thread descriptor. It has to be subtracted due to implementation
264 quirks in libthread_db. */
265 *base = (void *) ((char *) regs.threadptr - idx);
266
267 return PS_OK;
268}
269
3aee8918
PA
270static struct regsets_info xtensa_regsets_info =
271 {
272 xtensa_regsets, /* regsets */
273 0, /* num_regsets */
274 NULL, /* disabled_regsets */
275 };
276
aa8d21c9 277static struct regs_info myregs_info =
3aee8918
PA
278 {
279 NULL, /* regset_bitmap */
deb44829 280 NULL, /* usrregs */
3aee8918
PA
281 &xtensa_regsets_info
282 };
283
797bcff5
TBA
284void
285xtensa_target::low_arch_setup ()
3aee8918
PA
286{
287 current_process ()->tdesc = tdesc_xtensa;
288}
289
7d00775e
AT
290/* Support for hardware single step. */
291
292static int
293xtensa_supports_hardware_single_step (void)
294{
295 return 1;
296}
297
aa8d21c9
TBA
298const regs_info *
299xtensa_target::get_regs_info ()
3aee8918 300{
aa8d21c9 301 return &myregs_info;
3aee8918
PA
302}
303
1525d545 304struct linux_target_ops the_low_target = {
276d4552
YQ
305 linux_get_pc_32bit,
306 linux_set_pc_32bit,
dd373349
AT
307 NULL, /* breakpoint_kind_from_pc */
308 xtensa_sw_breakpoint_from_kind,
1525d545
MG
309 NULL,
310 0,
311 xtensa_breakpoint_at,
7d00775e
AT
312 NULL, /* supports_z_point_type */
313 NULL, /* insert_point */
314 NULL, /* remove_point */
315 NULL, /* stopped_by_watchpoint */
316 NULL, /* stopped_data_address */
317 NULL, /* collect_ptrace_register */
318 NULL, /* supply_ptrace_register */
319 NULL, /* siginfo_fixup */
320 NULL, /* new_process */
04ec7890 321 NULL, /* delete_process */
7d00775e 322 NULL, /* new_thread */
466eecee 323 NULL, /* delete_thread */
7d00775e
AT
324 NULL, /* new_fork */
325 NULL, /* prepare_to_resume */
326 NULL, /* process_qsupported */
327 NULL, /* supports_tracepoints */
328 NULL, /* get_thread_area */
329 NULL, /* install_fast_tracepoint_jump_pad */
330 NULL, /* emit_ops */
331 NULL, /* get_min_fast_tracepoint_insn_len */
332 NULL, /* supports_range_stepping */
333 NULL, /* breakpoint_kind_from_current_state */
334 xtensa_supports_hardware_single_step,
1525d545 335};
3aee8918 336
ef0478f6
TBA
337/* The linux target ops object. */
338
339linux_process_target *the_linux_target = &the_xtensa_target;
3aee8918
PA
340
341void
342initialize_low_arch (void)
343{
344 /* Initialize the Linux target descriptions. */
345 init_registers_xtensa ();
346
347 initialize_regsets_info (&xtensa_regsets_info);
348}
This page took 1.66337 seconds and 4 git commands to generate.