projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Add support to the ARC disassembler for selecting instruction classes.
[deliverable/binutils-gdb.git] / include / ChangeLog
CommitLineData
37fd5ef3
CZ		 12016-07-20 Claudiu Zissulescu <claziss@synopsys.com>
2
3 * dis-asm.h: Declare print_arc_disassembler_options.
4
76359541
TP		 52016-07-15 Thomas Preud'homme <thomas.preudhomme@arm.com>
6
7 * bfdlink.h (struct bfd_link_info): Declare new ldscript_def and
8 out_implib_bfd fields.
9
fa1c0170
CZ		 102016-07-14 Claudiu Zissulescu <claziss@synopsys.com>
11
12 * elf/arc-reloc.def (ARC_SDA32): Don't use ME transformation.
13
f0728ee3
AV		 142016-07-05 Andre Vieria <andre.simoesdiasvieira@arm.com>
15
16 * include/elf/arm.h (SHF_ARM_NOREAD): Rename to ...
17 (SHF_ARM_PURECODE): ... this.
18
93d8990c
SN		 192016-07-01 Szabolcs Nagy <szabolcs.nagy@arm.com>
20
21 * opcode/aarch64.h (AARCH64_CPU_HAS_ALL_FEATURES): New.
22 (AARCH64_CPU_HAS_ANY_FEATURES): New.
23 (AARCH64_CPU_HAS_FEATURE): Define as AARCH64_CPU_HAS_ALL_FEATURES.
24 (AARCH64_OPCODE_HAS_FEATURE): Remove.
25
534dbe46
MW		 262016-06-30 Matthew Wahab <matthew.wahab@arm.com>
27
28 * opcode/arm.h (ARM_ARCH_V8_2a): Add FPU_NEON_EXT_RDMA to the set
29 of enabled FPU features.
30
042c94de
TS		 312016-06-29 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
32
33 * opcode/sparc.h (enum sparc_opcode_arch_val): Move
34 SPARC_OPCODE_ARCH_MAX into the enum.
35
dab26bf4
RS		 362016-06-28 Richard Sandiford <richard.sandiford@arm.com>
37
38 * opcode/aarch64.h (aarch64_opnd_info): Change index fields to int64_t.
39
c9775dde
MR		 402016-06-28 Maciej W. Rozycki <macro@imgtec.com>
41
42 * elf/mips.h (R_MIPS16_PC16_S1): New relocation.
43
7c2c4aa1
TS		 442016-06-25 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
45
46 * elf/xtensa.h (xtensa_make_property_section): New prototype.
47
b00f86d0
JB		 482016-06-24 John Baldwin <jhb@FreeBSD.org>
49
50 * elf/common.h (AT_FREEBSD_EXECPATH, AT_FREEBSD_CANARY)
51 (AT_FREEBSD_CANARYLEN, AT_FREEBSD_OSRELDATE, AT_FREEBSD_NCPUS)
52 (AT_FREEBSD_PAGESIZES, AT_FREEBSD_PAGESIZESLEN)
53 (AT_FREEBSD_TIMEKEEP, AT_FREEBSD_STACKPROT): Define.
54
ce440d63
GM		 552016-06-23 Graham Markall <graham.markall@embecosm.com>
56
57 * opcode/arc.h: Make insn_class_t alphabetical again.
58
6b477896
TS		 592016-06-22 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
60
61 * elf/dlx.h: Wrap in extern C.
62 * elf/xtensa.h: Likewise.
63 * opcode/arc.h: Likewise.
64
6edaf4d7
TS		 652016-06-22 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
66
67 * opcode/tilegx.h: Move TILEGX_NUM_PIPELINE_ENCODINGS into
68 tilegx_pipeline.
69
bdd582db
GM		 702016-06-21 Graham Markall <graham.markall@embecosm.com>
71
72 * opcode/arc.h: Add nps400 extension and instruction
73 subclass.
74 Remove ARC_OPCODE_NPS400
75 * elf/arc.h: Remove E_ARC_MACH_NPS400
76
4f26fb3a
JM		 772016-06-17 Jose E. Marchesi <jose.marchesi@oracle.com>
78
79 * opcode/sparc.h (enum sparc_opcode_arch_val): Add
80 SPARC_OPCODE_ARCH_V9C, SPARC_OPCODE_ARCH_V9D,
81 SPARC_OPCODE_ARCH_V9E, SPARC_OPCODE_ARCH_V9V and
82 SPARC_OPCODE_ARCH_V9M.
83
99a54ef6
JB		 842016-06-14 John Baldwin <jhb@FreeBSD.org>
85
86 * opcode/msp430-decode.h (MSP430_Size): Remove.
87 (Msp430_Opcode_Decoded): Change type of size to int.
88
0eaf2e1b
AM		 892016-06-11 Alan Modra <amodra@gmail.com>
90
91 * coff/sparc.h (COFF_ADJUST_SYM_OUT_POST): Define.
92
337c570c
JM		 932016-06-08 Jose E. Marchesi <jose.marchesi@oracle.com>
94
95 * opcode/sparc.h: Add missing documentation for hyperprivileged
96 registers in rd (%) and rs1 ($).
97
14b57c7c
AM		 982016-06-07 Alan Modra <amodra@gmail.com>
99
100 * elf/ppc.h (APUINFO_SECTION_NAME, APUINFO_LABEL, PPC_APUINFO_ISEL,
101 PPC_APUINFO_PMR, PPC_APUINFO_RFMCI, PPC_APUINFO_CACHELCK,
102 PPC_APUINFO_SPE, PPC_APUINFO_EFS, PPC_APUINFO_BRLOCK,
103 PPC_APUINFO_VLE: Define.
104
4d1464f2
MW		 1052016-06-07 Matthew Wahab <matthew.wahab@arm.com>
106
107 * opcode/arm.h (ARM_EXT2_RAS): New. Also align preceding
108 entries.
109 (ARM_AEXT_V8_2A): Add ARM_EXT2_RAS.
110
4eb6f892
AB		 1112016-06-02 Andrew Burgess <andrew.burgess@embecosm.com>
112
113 * opcode/arc.h (MAX_INSN_ARGS): Increase to 16.
114 (struct arc_long_opcode): New structure.
115 (arc_long_opcodes): Declare.
116 (arc_num_long_opcodes): Declare.
117
1fe0971e
TS		 1182016-06-01 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
119
120 * elf/mips.h: Add extern "C".
121 * elf/sh.h: Likewise.
122 * opcode/d10v.h: Likewise.
123 * opcode/d30v.h: Likewise.
124 * opcode/ia64.h: Likewise.
125 * opcode/mips.h: Likewise.
126 * opcode/ppc.h: Likewise.
127 * opcode/sparc.h: Likewise.
128 * opcode/tic6x.h: Likewise.
129 * opcode/v850.h: Likewise.
130
1a72702b
AM		 1312016-05-28 Alan Modra <amodra@gmail.com>
132
133 * bfdlink.h (struct bfd_link_callbacks): Update comments.
134 Return void from multiple_definition, multiple_common,
135 add_to_set, constructor, warning, undefined_symbol,
136 reloc_overflow, reloc_dangerous and unattached_reloc.
137
94740f9c
TS		 1382016-05-26 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
139
140 * opcode/metag.h: wrap declarations in extern "C".
141
d9eca1df
CZ		 1422016-05-23 Claudiu Zissulescu <claziss@synopsys.com>
143
144 * opcode/arc.h (insn_subclass_t): Add COND.
145 (flag_class_t): Add F_CLASS_EXTEND.
146
c810e0b8
CZ		 1472016-05-23 Cupertino Miranda <cmiranda@synopsys.com>
148
149 * opcode/arc.h (struct arc_opcode): Renamed attribute class to
150 insn_class.
151 (struct arc_flag_class): Renamed attribute class to flag_class.
152
3d207518
TS		 1532016-05-23 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
154
155 * opcode/tic54x.h (struct symbol_): typedef to tic54x_symbol instead of
156 plain symbol.
157
5ff087ac
TT		 1582016-04-29 Tom Tromey <tom@tromey.com>
159
160 * dwarf2.h (enum dwarf_source_language) <DW_LANG_Rust,
161 DW_LANG_Rust_old>: New constants.
162
8f4f9071
MF		 1632016-05-11 Andrew Bennett <andrew.bennett@imgtec.com>
164
165 * elf/mips.h (AFL_ASE_DSPR3): New macro.
166 (AFL_ASE_MASK): Update to include AFL_ASE_DSPR3.
167 * opcode/mips.h (ASE_DSPR3): New macro.
168
39d911fc
TP		 1692016-05-10 Thomas Preud'homme <thomas.preudhomme@arm.com>
170 Nick Clifton <nickc@redhat.com>
171
172 * arm.h (enum arm_st_branch_type): Add new ST_BRANCH_ENUM_SIZE
173 enumerator.
174 (NUM_ENUM_ARM_ST_BRANCH_TYPE_BITS): New macro.
175 (ENUM_ARM_ST_BRANCH_TYPE_BITMASK): Likewise.
176 (ARM_SYM_BRANCH_TYPE): Replace by ...
177 (ARM_GET_SYM_BRANCH_TYPE): This and ...
178 (ARM_SET_SYM_BRANCH_TYPE): This in two versions depending on whether
179 BFD_ASSERT is defined or not.
180
15afaa63
TP		 1812016-05-10 Thomas Preud'homme <thomas.preudhomme@arm.com>
182
183 * elf/arm.h (Tag_DSP_extension): Define.
184
d942732e
TP		 1852016-05-10 Thomas Preud'homme <thomas.preudhomme@arm.com>
186
187 * arm.h (ARM_FSET_CPU_SUBSET): Define macro.
188
16a1fa25
TP		 1892016-05-10 Thomas Preud'homme <thomas.preudhomme@arm.com>
190
191 * opcode/arm.h (ARM_EXT2_V8M_MAIN): new feature bit.
192 (ARM_AEXT2_V8M_MAIN): New architecture extension feature set.
193 (ARM_ARCH_V8M_MAIN): Use ARM_AEXT2_V8M_MAIN instead of ARM_AEXT2_V8M
194 for the high core bits.
195
945e0f82
CZ		 1962016-05-03 Claudiu Zissulescu <claziss@synopsys.com>
197
198 * opcode/arc.h (ARC_SYNTAX_1OP): Declare
199 (ARC_SYNTAX_NOP): Likewsie.
200 (ARC_OP1_MUST_BE_IMM): Update defined value.
201 (ARC_OP1_IMM_IMPLIED): Likewise.
202 (arg_32bit_rc, arg_32bit_u6, arg_32bit_limm): Declare.
203
4bd13cde
NC		 2042016-04-28 Nick Clifton <nickc@redhat.com>
205
206 PR target/19722
207 * opcode/aarch64.h (struct aarch64_opcode): Add verifier field.
208
a6a4679f
AM		 2092016-04-27 Alan Modra <amodra@gmail.com>
210
211 * bfdlink.h (struct bfd_link_hash_entry): Add "section" field to
212 undef. Formatting.
213
4f3b23b3
NC		 2142016-04-21 Nick Clifton <nickc@redhat.com>
215
216 * bfdlink.h: Add prototype for bfd_link_check_relocs.
217
d9689752
L		 2182016-04-20 H.J. Lu <hongjiu.lu@intel.com>
219
220 * bfdlink.h (bfd_link_info): Add check_relocs_after_open_input.
221
52176c67
AB		 2222016-04-20 Andrew Burgess <andrew.burgess@embecosm.com>
223
224 * elf/arc-reloc.def (ARC_NPS_CMEM16): Add ME modifier to formula.
225
537aefaf
AB		 2262016-04-19 Andrew Burgess <andrew.burgess@embecosm.com>
227
228 * opcode/arc.h (MAX_INSN_ARGS): Increase 6 to 8.
229
c8f785f2
AB		 2302016-04-19 Andrew Burgess <andrew.burgess@embecosm.com>
231
232 * opcode/arc.h (insn_class_t): Add NET and ACL class.
233
4b0c052e
AB		 2342016-04-14 Andrew Burgess <andrew.burgess@embecosm.com>
235
236 * elf/arc-reloc.def: Add ARC_NPS_CMEM16 reloc.
237 * opcode/arc.h (NPS_CMEM_HIGH_VALUE): Define.
238
f36e33da
CZ		 2392016-04-12 Claudiu Zissulescu <claziss@synopsys.com>
240
241 * opcode/arc.h (flag_class_t): Update.
242 (ARC_OPCODE_NONE): Define.
243 (ARC_OPCODE_ARCALL): Likewise.
244 (ARC_OPCODE_ARCFPX): Likewise.
245 (ARC_REGISTER_READONLY): Likewise.
246 (ARC_REGISTER_WRITEONLY): Likewise.
247 (ARC_REGISTER_NOSHORT_CUT): Likewise.
248 (arc_aux_reg): Add cpu.
249
b99747ae
CZ		 2502016-04-12 Claudiu Zissulescu <claziss@synopsys.com>
251
252 * opcode/arc.h (arc_num_opcodes): Remove.
253 (ARC_SYNTAX_3OP, ARC_SYNTAX_2OP, ARC_OP1_MUST_BE_IMM)
254 (ARC_OP1_IMM_IMPLIED, ARC_SUFFIX_NONE, ARC_SUFFIX_COND)
255 (ARC_SUFFIX_FLAG): Define.
256 (flags_none, flags_f, flags_cc, flags_ccf): Declare.
257 (arg_none, arg_32bit_rarbrc, arg_32bit_zarbrc, arg_32bit_rbrbrc)
258 (arg_32bit_rarbu6, arg_32bit_zarbu6, arg_32bit_rbrbu6)
259 (arg_32bit_rbrbs12, arg_32bit_ralimmrc, arg_32bit_rarblimm)
260 (arg_32bit_zalimmrc, arg_32bit_zarblimm, arg_32bit_rbrblimm)
261 (arg_32bit_ralimmu6, arg_32bit_zalimmu6, arg_32bit_zalimms12)
262 (arg_32bit_ralimmlimm, arg_32bit_zalimmlimm, arg_32bit_rbrc)
263 (arg_32bit_zarc, arg_32bit_rbu6, arg_32bit_zau6, arg_32bit_rblimm)
264 (arg_32bit_zalimm, arg_32bit_limmrc, arg_32bit_limmu6)
265 (arg_32bit_limms12, arg_32bit_limmlimm): Likewise.
266
2672016-04-05 Claudiu Zissulescu <claziss@synopsys.com>
268
269 * opcode/arc.h (DPA, DPX, SPX): New subclass enums.
270 (ARC_FPUDA): Define.
271 (arc_aux_reg): Add new field.
272
2732016-04-05 Cupertino Miranda <cmiranda@synopsys.com>
094fb063
CZ		 274
275 * opcode/arc-func.h (replace_bits24): Changed.
276 (replace_bits24_be): Created.
277
f2dd8838
CZ		 2782016-03-29 Claudiu Zissulescu <claziss@synopsys.com>
279
b99747ae
CZ		 280 * opcode/arc.h (insn_subclass_t): Add QUARKSE subclass.
281 (FIELDA, FIELDB, FIELDC, FIELDF, FIELDQ, INSN3OP, INSN2OP)
282 (INSN2OP, INSN3OP_ABC, INSN3OP_ALC, INSN3OP_ABL, INSN3OP_ALL)
283 (INSN3OP_0BC, INSN3OP_0LC, INSN3OP_0BL, INSN3OP_0LL, INSN3OP_ABU)
284 (INSN3OP_ALU, INSN3OP_0BU, INSN3OP_0LU, INSN3OP_BBS, INSN3OP_0LS)
285 (INSN3OP_CBBC, INSN3OP_CBBL, INSN3OP_C0LC, INSN3OP_C0LL)
286 (INSN3OP_CBBU, INSN3OP_C0LU, MINSN3OP_ABC, MINSN3OP_ALC)
287 (MINSN3OP_ABL, MINSN3OP_ALL, MINSN3OP_0BC, MINSN3OP_0LC)
288 (MINSN3OP_0BL, MINSN3OP_0LL, MINSN3OP_ABU, MINSN3OP_ALU)
289 (MINSN3OP_0BU, MINSN3OP_0LU, MINSN3OP_BBS, MINSN3OP_0LS)
290 (MINSN3OP_CBBC, MINSN3OP_CBBL, MINSN3OP_C0LC, MINSN3OP_C0LL)
291 (MINSN3OP_CBBU, MINSN3OP_C0LU, INSN2OP_BC, INSN2OP_BL, INSN2OP_0C)
292 (INSN2OP_0L INSN2OP_BU, INSN2OP_0U, MINSN2OP_BC, MINSN2OP_BL)
293 (MINSN2OP_0C, MINSN2OP_0L, MINSN2OP_BU, MINSN2OP_0U): Define.
f2dd8838 294
b9bb4a93
TS		 2952016-03-22 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
296
297 * opcode/i960.h: Add const qualifiers.
298 * opcode/tic4x.h (struct tic4x_inst): Likewise.
299
e23e8ebe
AB		 3002016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
301
302 * opcodes/arc.h (insn_class_t): Add BITOP type.
303
1ae8ab47
AB		 3042016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
305
306 * opcode/arc.h (flag_class_t): Remove all old flag classes, add 3
307 new classes instead.
308
8699fc3e
AB		 3092016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
310
311 * elf/arc.h (E_ARC_MACH_NPS400): Define.
312 * opcode/arc.h (ARC_OPCODE_NPS400): Define.
313
a9522a21
AB		 3142016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
315
316 * elf/arc.h (EF_ARC_CPU_GENERIC): Delete. Update related comment.
317
c0334580
AB		 3182016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
319
320 * elf/arc.h (EF_ARC_MACH): Delete.
321 (EF_ARC_MACH_MSK): Remove out of date comment.
322
24740d83
AB		 3232016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
324
325 * opcode/arc.h (ARC_OPCODE_BASE): Delete.
326
4c10bbaa
L		 3272016-03-15 H.J. Lu <hongjiu.lu@intel.com>
328
329 PR ld/19807
330 * bfdlink.h (bfd_link_info): Add no_reloc_overflow_check.
331
72f3b6aa
CZ		 3322016-03-08 Cupertino Miranda <Cupertino.Miranda@synopsys.com>
333 Andrew Burgess <andrew.burgess@embecosm.com>
334
335 * elf/arc-reloc.def: Add a call to ME within the formula for each
336 relocation that requires middle-endian correction.
337
f86f5863
TS		 3382016-03-07 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
339
340 * opcode/dlx.h (struct dlx_opcode): Add const qualifiers.
341 * opcode/h8300.h (struct h8_opcode): Likewise.
342 * opcode/hppa.h (struct pa_opcode): Likewise.
343 * opcode/msp430.h: Likewise.
344 * opcode/spu.h (struct spu_opcode): Likewise.
345 * opcode/tic30.h (struct _register): Likewise.
346 * opcode/tic4x.h (struct tic4x_register): Likewise.
347 (struct tic4x_cond): Likewise.
348 (struct tic4x_indirect): Likewise.
349 (struct tic4x_inst): Likewise.
350 * opcode/visium.h (struct reg_entry): Likewise.
351
643afb90
MW		 3522016-03-04 Matthew Wahab <matthew.wahab@arm.com>
353
354 * arm.h (ARM_ARCH_V8_1A): Add FPU_NEON_EXT_RDMA.
355 (ARM_CPU_HAS_FEATURE): Add comment.
356
3f1f41f5
L		 3572016-03-03 Than McIntosh <thanm@google.com>
358
359 * plugin-api.h: Add new hooks to the plugin transfer vector to
360 to support querying section alignment and section size.
361 (ld_plugin_get_input_section_alignment): New hook.
362 (ld_plugin_get_input_section_size): New hook.
363 (ld_plugin_tag): Add LDPT_GET_INPUT_SECTION_ALIGNMENT
364 and LDPT_GET_INPUT_SECTION_SIZE.
365 (ld_plugin_tv): Add tv_get_input_section_alignment and
366 tv_get_input_section_size.
367
9b738e36 3682016-03-03 Evgenii Stepanov <eugenis@google.com>
95ecdfbf
ES		 369
370 * plugin-api.h (enum ld_plugin_tag): Add LDPT_GET_SYMBOLS_V3.
371
11e5f1ec
L		 3722016-02-26 H.J. Lu <hongjiu.lu@intel.com>
373
374 PR ld/19645
375 * bfdlink.h (bfd_link_elf_stt_common): New enum.
376 (bfd_link_info): Add elf_stt_common.
377
aec6b87e
L		 3782016-02-26 H.J. Lu <hongjiu.lu@intel.com>
379
380 PR ld/19636
381 PR ld/19704
382 PR ld/19719
383 * bfdlink.h (bfd_link_info): Add dynamic_undefined_weak.
384
b8ec4e87
JW		 3852016-02-19 Matthew Wahab <matthew.wahab@arm.com>
386 Jiong Wang <jiong.wang@arm.com>
387
388 * opcode/arm.h (ARM_EXT2_FP16_INSN): New.
389
4670103e
CZ		 3902016-02-10 Claudiu Zissulescu <claziss@synopsys.com>
391 Janek van Oirschot <jvanoirs@synopsys.com>
392
b99747ae
CZ		 393 * opcode/arc.h (arc_opcode arc_relax_opcodes)
394 (arc_num_relax_opcodes): Declare.
4670103e 395
609332f1
NC		 3962016-02-09 Nick Clifton <nickc@redhat.com>
397
398 * opcode/metag.h (metag_scondtab): Mark as possibly unused.
399 * opcode/nds32.h (nds32_r45map): Likewise.
400 (nds32_r54map): Likewise.
401 * opcode/visium.h (gen_reg_table): Likewise.
402 (fp_reg_table, cc_table, opcode_table): Likewise.
403
24f5f69a
AM		 4042016-02-09 Alan Modra <amodra@gmail.com>
405
406 PR 16583
407 * elf/common.h (AT_SUN_HWCAP): Undef before defining.
408
c1d9289f
NC		 4092016-02-04 Nick Clifton <nickc@redhat.com>
410
411 PR target/19561
412 * opcode/msp430.h (IGNORE_CARRY_BIT): New define.
413 (RRUX): Synthesise using case 2 rather than 7.
414
f4ddf30f
JB		 4152016-01-19 John Baldwin <jhb@FreeBSD.org>
416
417 * elf/common.h (NT_FREEBSD_THRMISC): Define.
418 (NT_FREEBSD_PROCSTAT_PROC): Define.
419 (NT_FREEBSD_PROCSTAT_FILES): Define.
420 (NT_FREEBSD_PROCSTAT_VMMAP): Define.
421 (NT_FREEBSD_PROCSTAT_GROUPS): Define.
422 (NT_FREEBSD_PROCSTAT_UMASK): Define.
423 (NT_FREEBSD_PROCSTAT_RLIMIT): Define.
424 (NT_FREEBSD_PROCSTAT_OSREL): Define.
425 (NT_FREEBSD_PROCSTAT_PSSTRINGS): Define.
426 (NT_FREEBSD_PROCSTAT_AUXV): Define.
427
34e967a5
MC		 4282016-01-18 Miranda Cupertino <Cupertino.Miranda@synopsys.com>
429 Zissulescu Claudiu <Claudiu.Zissulescu@synopsys.com>
430
431 * elf/arc-reloc.def (ARC_32, ARC_GOTPC, ARC_TLS_GD_GOT)
432 (ARC_TLS_IE_GOT, ARC_TLS_DTPOFF, ARC_TLS_DTPOFF_S9, ARC_TLS_LE_S9)
433 (ARC_TLS_LE_32): Fixed formula.
434 (ARC_TLS_GD_LD): Use new special function.
435 * opcode/arc-func.h: Changed all the replacement
436 functions to clear the patching bits before doing an or it with the value
437 argument.
438
9ae678af
NC		 4392016-01-18 Nick Clifton <nickc@redhat.com>
440
441 PR ld/19440
442 * coff/internal.h (internal_syment): Use int to hold section
443 number.
444 (N_UNDEF): Cast to int not short.
445 (N_ABS): Likewise.
446 (N_DEBUG): Likewise.
447 (N_TV): Likewise.
448 (P_TV): Likewise.
449
4849dfd8
NC		 4502016-01-11 Nick Clifton <nickc@redhat.com>
451
452 Import this change from GCC mainline:
453
454 2016-01-07 Mike Frysinger <vapier@gentoo.org>
455
456 * longlong.h: Change !__SHMEDIA__ to
457 (!defined (__SHMEDIA__) || !__SHMEDIA__).
458 Change __SHMEDIA__ to defined (__SHMEDIA__) && __SHMEDIA__.
459
b31e4803
MR		 4602016-01-06 Maciej W. Rozycki <macro@imgtec.com>
461
462 * opcode/mips.h: Add a summary of MIPS16 operand codes.
463
b36c1ccb
MF		 4642016-01-05 Mike Frysinger <vapier@gentoo.org>
465
466 * libiberty.h (dupargv): Change arg to char * const *.
467 (writeargv, countargv): Likewise.
468
6f2750fe
AM		 4692016-01-01 Alan Modra <amodra@gmail.com>
470
471 Update year range in copyright notice of all files.
472
3499769a
AM		 473For older changes see ChangeLog-0415, aout/ChangeLog-9115,
474cgen/ChangeLog-0915, coff/ChangeLog-0415, elf/ChangeLog-0415,
475mach-o/ChangeLog-1115, nlm/ChangeLog-9315, opcode/ChangeLog-0415,
476som/ChangeLog-1015, and vms/ChangeLog-1015
477\f
478Copyright (C) 2016 Free Software Foundation, Inc.
479
480Copying and distribution of this file, with or without modification,
481are permitted in any medium without royalty provided the copyright
482notice and this notice are preserved.
483
484Local Variables:
485mode: change-log
486left-margin: 8
487fill-column: 74
488version-control: never
489End:
GDB Binutils - Deliverables
This page took 0.072693 seconds and 4 git commands to generate.