[MIPS] Add load-link, store-conditional paired instructions
[deliverable/binutils-gdb.git] / include / ChangeLog
CommitLineData
a45328b9
AB
12019-04-26 Andrew Bennett <andrew.bennett@imgtec.com>
2 Faraz Shahbazker <fshahbazker@wavecomp.com>
3
4 * opcode/mips.h (M_LLWP_AB, M_LLDP_AB): New enum values.
5 (M_SCWP_AB, M_SCDP_AB): Likewise.
6
cd092337
MR
72019-04-25 Maciej W. Rozycki <macro@linux-mips.org>
8
9 * opcode/mips.h: Update comment for MIPS32 CODE20 operand.
10
1889da70
AV
112019-04-15 Sudakshina Das <sudi.das@arm.com>
12
13 * elf/arm.h (START_RELOC_NUMBERS): New entry for R_ARM_THM_BF12.
14
1caf72a5
AV
152019-04-15 Sudakshina Das <sudi.das@arm.com>
16
17 * elf/arm.h (START_RELOC_NUMBERS): New entry for R_ARM_THM_BF18.
18
e5d6e09e
AV
192019-04-15 Sudakshina Das <sudi.das@arm.com>
20
21 * elf/arm.h (START_RELOC_NUMBERS): New entry for R_ARM_THM_BF16.
22
031254f2
AV
232019-04-15 Thomas Preud'homme <thomas.preudhomme@arm.com>
24
25 * elf/arm.h (TAG_CPU_ARCH_V8_1M_MAIN): new macro.
26 (MAX_TAG_CPU_ARCH): Set value to above macro.
27 * opcode/arm.h (ARM_EXT2_V8_1M_MAIN): New macro.
28 (ARM_AEXT_V8_1M_MAIN): Likewise.
29 (ARM_AEXT2_V8_1M_MAIN): Likewise.
30 (ARM_ARCH_V8_1M_MAIN): Likewise.
31
bd7ceb8d
SD
322019-04-11 Sudakshina Das <sudi.das@arm.com>
33
34 * opcode/aarch64.h (enum aarch64_opnd): Add AARCH64_OPND_Rt_SP.
35
462cac58
L
362019-04-08 H.J. Lu <hongjiu.lu@intel.com>
37
38 * elf/common.h (GNU_PROPERTY_X86_ISA_1_AVX512_BF16): New.
39
07ffcfec
AM
402019-04-07 Alan Modra <amodra@gmail.com>
41
42 Merge from gcc.
43 2019-04-03 Vineet Gupta <vgupta@synopsys.com>
44 PR89877
45 * longlong.h [__arc__] (add_ssaaaa): Add cc clobber.
46 (sub_ddmmss): Likewise.
47
5b9c07b2
L
482019-04-06 H.J. Lu <hongjiu.lu@intel.com>
49
50 * bfdlink.h (bfd_link_info): Remove x86-specific linker options.
51
34ef62f4
AV
522019-04-01 Andre Vieira <andre.simoesdiasvieira@arm.com>
53
54 * opcode/arm.h (FPU_NEON_ARMV8_1): New.
55 (FPU_ARCH_NEON_VFP_ARMV8_1): Use FPU_NEON_ARMV8_1.
56 (FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_1): Likewise.
57 (FPU_ARCH_DOTPROD_NEON_VFP_ARMV8): Likewise.
58 (FPU_ARCH_NEON_VFP_ARMV8_2_FP16): New.
59 (FPU_ARCH_NEON_VFP_ARMV8_2_FP16FML): New.
60 (FPU_ARCH_NEON_VFP_ARMV8_4_FP16FML): New.
61 (FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_4): New.
62
96a86c01
AM
632019-03-28 Alan Modra <amodra@gmail.com>
64
65 PR 24390
66 * opcode/ppc.h (PPC_OPERAND_CR_REG): Comment.
67
53b2f36b
TC
682019-03-25 Tamar Christina <tamar.christina@arm.com>
69
70 * dis-asm.h (struct disassemble_info): Add stop_offset.
71
1dbade74
SD
722019-03-13 Sudakshina Das <sudi.das@arm.com>
73
74 * elf/aarch64.h (DT_AARCH64_PAC_PLT): New.
75
37c18eed
SD
762019-03-13 Sudakshina Das <sudi.das@arm.com>
77 Szabolcs Nagy <szabolcs.nagy@arm.com>
78
79 * elf/aarch64.h (DT_AARCH64_BTI_PLT): New.
80
cd702818
SD
812019-03-13 Sudakshina Das <sudi.das@arm.com>
82
83 * elf/common.h (GNU_PROPERTY_AARCH64_FEATURE_1_AND): New.
84 (GNU_PROPERTY_AARCH64_FEATURE_1_BTI): New.
85 (GNU_PROPERTY_AARCH64_FEATURE_1_PAC): New.
86
e6c3b5bf
AH
872019-02-20 Alan Hayward <alan.hayward@arm.com>
88
89 * elf/common.h (NT_ARM_PAC_MASK): Add define.
90
91d78b81
SJ
912019-02-15 Saagar Jha <saagar@saagarjha.com>
92
93 * mach-o/loader.h: Use new OS names in comments.
94
e2077304 952019-02-11 Philippe Waroquiers <philippe.waroquiers@skynet.be>
96
97 * splay-tree.h (splay_tree_delete_key_fn): Update comment.
98 (splay_tree_delete_value_fn): Likewise.
99
fc60b8c8
AK
1002019-01-31 Andreas Krebbel <krebbel@linux.ibm.com>
101
102 * opcode/s390.h (enum s390_opcode_cpu_val): Add
103 S390_OPCODE_ARCH13.
104
550fd7bf
SD
1052019-01-25 Sudakshina Das <sudi.das@arm.com>
106 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
107
108 * opcode/aarch64.h (enum aarch64_opnd): Remove
109 AARCH64_OPND_ADDR_SIMPLE_2.
110 (enum aarch64_insn_class): Remove ldstgv_indexed.
111
71ba91e1
TT
1122019-01-22 Tom Tromey <tom@tromey.com>
113
114 * coff/ecoff.h: Include coff/sym.h.
115
f974f26c
NC
1162018-06-24 Nick Clifton <nickc@redhat.com>
117
118 2.32 branch created.
119
2dc8dd17
JW
1202019-01-16 Kito Cheng <kito@andestech.com>
121
122 * elf/riscv.h (SHT_RISCV_ATTRIBUTES): Define.
123 (Tag_RISCV_arch): Likewise.
124 (Tag_RISCV_priv_spec): Likewise.
125 (Tag_RISCV_priv_spec_minor): Likewise.
126 (Tag_RISCV_priv_spec_revision): Likewise.
127 (Tag_RISCV_unaligned_access): Likewise.
128 (Tag_RISCV_stack_align): Likewise.
129
8f0a2148
ПК
1302019-01-14 Pavel I. Kryukov <kryukov@frtk.ru>
131
132 * dis-asm.h: include <string.h>
133
1910070b
NC
1342019-01-10 Nick Clifton <nickc@redhat.com>
135
136 * Merge from GCC:
137 2018-12-22 Jason Merrill <jason@redhat.com>
138
139 * demangle.h: Remove support for ancient GNU (pre-3.0), Lucid,
140 ARM, HP, and EDG demangling styles.
141
a08da33e
SL
1422019-01-09 Sandra Loosemore <sandra@codesourcery.com>
143
144 Merge from GCC:
145 PR other/16615
146
147 * libiberty.h: Mechanically replace "can not" with "cannot".
148 * plugin-api.h: Likewise.
149
59581069
YS
1502018-12-25 Yoshinori Sato <ysato@users.sourceforge.jp>
151
152 * elf/rx.h (EF_RX_CPU_MASK): Update new bits.
153 (E_FLAG_RX_V3): New RXv3 type.
154 * opcode/rx.h (RX_Size): Add double size.
155 (RX_Operand_Type): Add double FPU registers.
156 (RX_Opcode_ID): Add new instuctions.
157
82704155
AM
1582019-01-01 Alan Modra <amodra@gmail.com>
159
160 Update year range in copyright notice of all files.
161
d5c04e1b 162For older changes see ChangeLog-2018
3499769a 163\f
d5c04e1b 164Copyright (C) 2019 Free Software Foundation, Inc.
3499769a
AM
165
166Copying and distribution of this file, with or without modification,
167are permitted in any medium without royalty provided the copyright
168notice and this notice are preserved.
169
170Local Variables:
171mode: change-log
172left-margin: 8
173fill-column: 74
174version-control: never
175End:
This page took 0.165899 seconds and 4 git commands to generate.