Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/include/linux/mmc/host.h | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License version 2 as | |
6 | * published by the Free Software Foundation. | |
7 | * | |
8 | * Host driver specific definitions. | |
9 | */ | |
10 | #ifndef LINUX_MMC_HOST_H | |
11 | #define LINUX_MMC_HOST_H | |
12 | ||
af8350c7 | 13 | #include <linux/leds.h> |
a7d1a1eb | 14 | #include <linux/mutex.h> |
dfa13ebb | 15 | #include <linux/timer.h> |
d43c36dc | 16 | #include <linux/sched.h> |
313162d0 | 17 | #include <linux/device.h> |
1b676f70 | 18 | #include <linux/fault-inject.h> |
af8350c7 | 19 | |
aaac1b47 | 20 | #include <linux/mmc/core.h> |
cdc99179 | 21 | #include <linux/mmc/card.h> |
81ac2af6 | 22 | #include <linux/mmc/mmc.h> |
da68c4eb | 23 | #include <linux/mmc/pm.h> |
1da177e4 LT |
24 | |
25 | struct mmc_ios { | |
26 | unsigned int clock; /* clock rate */ | |
27 | unsigned short vdd; | |
28 | ||
4be34c99 | 29 | /* vdd stores the bit number of the selected voltage range from below. */ |
1da177e4 LT |
30 | |
31 | unsigned char bus_mode; /* command output mode */ | |
32 | ||
33 | #define MMC_BUSMODE_OPENDRAIN 1 | |
34 | #define MMC_BUSMODE_PUSHPULL 2 | |
35 | ||
865e9f13 PO |
36 | unsigned char chip_select; /* SPI chip select */ |
37 | ||
38 | #define MMC_CS_DONTCARE 0 | |
39 | #define MMC_CS_HIGH 1 | |
40 | #define MMC_CS_LOW 2 | |
41 | ||
1da177e4 LT |
42 | unsigned char power_mode; /* power supply mode */ |
43 | ||
44 | #define MMC_POWER_OFF 0 | |
45 | #define MMC_POWER_UP 1 | |
46 | #define MMC_POWER_ON 2 | |
8af465db | 47 | #define MMC_POWER_UNDEFINED 3 |
f218278a PO |
48 | |
49 | unsigned char bus_width; /* data bus width */ | |
50 | ||
51 | #define MMC_BUS_WIDTH_1 0 | |
52 | #define MMC_BUS_WIDTH_4 2 | |
b30f8af3 | 53 | #define MMC_BUS_WIDTH_8 3 |
cd9277c0 PO |
54 | |
55 | unsigned char timing; /* timing specification used */ | |
56 | ||
57 | #define MMC_TIMING_LEGACY 0 | |
58 | #define MMC_TIMING_MMC_HS 1 | |
59 | #define MMC_TIMING_SD_HS 2 | |
ed9dbb6e KL |
60 | #define MMC_TIMING_UHS_SDR12 3 |
61 | #define MMC_TIMING_UHS_SDR25 4 | |
62 | #define MMC_TIMING_UHS_SDR50 5 | |
63 | #define MMC_TIMING_UHS_SDR104 6 | |
64 | #define MMC_TIMING_UHS_DDR50 7 | |
79f7ae7c SJ |
65 | #define MMC_TIMING_MMC_DDR52 8 |
66 | #define MMC_TIMING_MMC_HS200 9 | |
0a5b6438 | 67 | #define MMC_TIMING_MMC_HS400 10 |
0f8d8ea6 | 68 | |
f2119df6 AN |
69 | unsigned char signal_voltage; /* signalling voltage (1.8V or 3.3V) */ |
70 | ||
71 | #define MMC_SIGNAL_VOLTAGE_330 0 | |
72 | #define MMC_SIGNAL_VOLTAGE_180 1 | |
4c4cb171 | 73 | #define MMC_SIGNAL_VOLTAGE_120 2 |
d6d50a15 AN |
74 | |
75 | unsigned char drv_type; /* driver type (A, B, C, D) */ | |
76 | ||
77 | #define MMC_SET_DRIVER_TYPE_B 0 | |
78 | #define MMC_SET_DRIVER_TYPE_A 1 | |
79 | #define MMC_SET_DRIVER_TYPE_C 2 | |
80 | #define MMC_SET_DRIVER_TYPE_D 3 | |
81ac2af6 SL |
81 | |
82 | bool enhanced_strobe; /* hs400es selection */ | |
1da177e4 LT |
83 | }; |
84 | ||
85 | struct mmc_host_ops { | |
aa8b683a PF |
86 | /* |
87 | * It is optional for the host to implement pre_req and post_req in | |
88 | * order to support double buffering of requests (prepare one | |
89 | * request while another request is active). | |
7c8a2829 PF |
90 | * pre_req() must always be followed by a post_req(). |
91 | * To undo a call made to pre_req(), call post_req() with | |
92 | * a nonzero err condition. | |
aa8b683a PF |
93 | */ |
94 | void (*post_req)(struct mmc_host *host, struct mmc_request *req, | |
95 | int err); | |
96 | void (*pre_req)(struct mmc_host *host, struct mmc_request *req, | |
97 | bool is_first_req); | |
1da177e4 | 98 | void (*request)(struct mmc_host *host, struct mmc_request *req); |
93b6911a WS |
99 | |
100 | /* | |
101 | * Avoid calling the next three functions too often or in a "fast | |
102 | * path", since underlaying controller might implement them in an | |
103 | * expensive and/or slow way. Also note that these functions might | |
104 | * sleep, so don't call them in the atomic contexts! | |
105 | */ | |
106 | ||
107 | /* | |
108 | * Notes to the set_ios callback: | |
109 | * ios->clock might be 0. For some controllers, setting 0Hz | |
110 | * as any other frequency works. However, some controllers | |
111 | * explicitly need to disable the clock. Otherwise e.g. voltage | |
112 | * switching might fail because the SDCLK is not really quiet. | |
113 | */ | |
114 | void (*set_ios)(struct mmc_host *host, struct mmc_ios *ios); | |
115 | ||
28f52482 | 116 | /* |
08f80bb5 AV |
117 | * Return values for the get_ro callback should be: |
118 | * 0 for a read/write card | |
119 | * 1 for a read-only card | |
120 | * -ENOSYS when not supported (equal to NULL callback) | |
121 | * or a negative errno value when something bad happened | |
93b6911a WS |
122 | */ |
123 | int (*get_ro)(struct mmc_host *host); | |
124 | ||
125 | /* | |
ee63a7d2 | 126 | * Return values for the get_cd callback should be: |
08f80bb5 AV |
127 | * 0 for a absent card |
128 | * 1 for a present card | |
129 | * -ENOSYS when not supported (equal to NULL callback) | |
130 | * or a negative errno value when something bad happened | |
28f52482 | 131 | */ |
28f52482 AV |
132 | int (*get_cd)(struct mmc_host *host); |
133 | ||
17b759af | 134 | void (*enable_sdio_irq)(struct mmc_host *host, int enable); |
3fcb027d DM |
135 | |
136 | /* optional callback for HC quirks */ | |
137 | void (*init_card)(struct mmc_host *host, struct mmc_card *card); | |
f2119df6 AN |
138 | |
139 | int (*start_signal_voltage_switch)(struct mmc_host *host, struct mmc_ios *ios); | |
a4924c71 | 140 | |
d887874e JR |
141 | /* Check if the card is pulling dat[0:3] low */ |
142 | int (*card_busy)(struct mmc_host *host); | |
143 | ||
a4924c71 G |
144 | /* The tuning command opcode value is different for SD and eMMC cards */ |
145 | int (*execute_tuning)(struct mmc_host *host, u32 opcode); | |
0a5b6438 SJ |
146 | |
147 | /* Prepare HS400 target operating frequency depending host driver */ | |
148 | int (*prepare_hs400_tuning)(struct mmc_host *host, struct mmc_ios *ios); | |
81ac2af6 SL |
149 | /* Prepare enhanced strobe depending host driver */ |
150 | void (*hs400_enhanced_strobe)(struct mmc_host *host, | |
151 | struct mmc_ios *ios); | |
f168359e AH |
152 | int (*select_drive_strength)(struct mmc_card *card, |
153 | unsigned int max_dtr, int host_drv, | |
b4f30a17 | 154 | int card_drv, int *drv_type); |
b2499518 | 155 | void (*hw_reset)(struct mmc_host *host); |
9f1fb60a | 156 | void (*card_event)(struct mmc_host *host); |
2e47e842 KM |
157 | |
158 | /* | |
159 | * Optional callback to support controllers with HW issues for multiple | |
160 | * I/O. Returns the number of supported blocks for the request. | |
161 | */ | |
162 | int (*multi_io_quirk)(struct mmc_card *card, | |
163 | unsigned int direction, int blk_size); | |
1da177e4 LT |
164 | }; |
165 | ||
166 | struct mmc_card; | |
167 | struct device; | |
168 | ||
aa8b683a PF |
169 | struct mmc_async_req { |
170 | /* active mmc request */ | |
171 | struct mmc_request *mrq; | |
172 | /* | |
173 | * Check error status of completed mmc request. | |
174 | * Returns 0 if success otherwise non zero. | |
175 | */ | |
176 | int (*err_check) (struct mmc_card *, struct mmc_async_req *); | |
177 | }; | |
178 | ||
27410ee7 GL |
179 | /** |
180 | * struct mmc_slot - MMC slot functions | |
181 | * | |
182 | * @cd_irq: MMC/SD-card slot hotplug detection IRQ or -EINVAL | |
183 | * @handler_priv: MMC/SD-card slot context | |
184 | * | |
185 | * Some MMC/SD host controllers implement slot-functions like card and | |
186 | * write-protect detection natively. However, a large number of controllers | |
187 | * leave these functions to the CPU. This struct provides a hook to attach | |
188 | * such slot-function drivers. | |
189 | */ | |
190 | struct mmc_slot { | |
191 | int cd_irq; | |
b67e1980 GL |
192 | void *handler_priv; |
193 | }; | |
194 | ||
2220eedf KD |
195 | /** |
196 | * mmc_context_info - synchronization details for mmc context | |
197 | * @is_done_rcv wake up reason was done request | |
198 | * @is_new_req wake up reason was new request | |
199 | * @is_waiting_last_req mmc context waiting for single running request | |
200 | * @wait wait queue | |
201 | * @lock lock to protect data fields | |
202 | */ | |
203 | struct mmc_context_info { | |
204 | bool is_done_rcv; | |
205 | bool is_new_req; | |
206 | bool is_waiting_last_req; | |
207 | wait_queue_head_t wait; | |
208 | spinlock_t lock; | |
209 | }; | |
210 | ||
e137788d | 211 | struct regulator; |
3aa8793f | 212 | struct mmc_pwrseq; |
e137788d GL |
213 | |
214 | struct mmc_supply { | |
215 | struct regulator *vmmc; /* Card power supply */ | |
216 | struct regulator *vqmmc; /* Optional Vccq supply */ | |
217 | }; | |
218 | ||
1da177e4 | 219 | struct mmc_host { |
fcaf71fd GKH |
220 | struct device *parent; |
221 | struct device class_dev; | |
dce77377 | 222 | int index; |
f57b225e | 223 | const struct mmc_host_ops *ops; |
3aa8793f | 224 | struct mmc_pwrseq *pwrseq; |
1da177e4 LT |
225 | unsigned int f_min; |
226 | unsigned int f_max; | |
88ae8b86 | 227 | unsigned int f_init; |
1da177e4 | 228 | u32 ocr_avail; |
8f230f45 TI |
229 | u32 ocr_avail_sdio; /* SDIO-specific OCR */ |
230 | u32 ocr_avail_sd; /* SD-specific OCR */ | |
231 | u32 ocr_avail_mmc; /* MMC-specific OCR */ | |
8dede18e | 232 | #ifdef CONFIG_PM_SLEEP |
4c2ef25f | 233 | struct notifier_block pm_notify; |
8dede18e | 234 | #endif |
55c4665e AL |
235 | u32 max_current_330; |
236 | u32 max_current_300; | |
237 | u32 max_current_180; | |
1da177e4 | 238 | |
55556da0 | 239 | #define MMC_VDD_165_195 0x00000080 /* VDD voltage 1.65 - 1.95 */ |
f74d132c PO |
240 | #define MMC_VDD_20_21 0x00000100 /* VDD voltage 2.0 ~ 2.1 */ |
241 | #define MMC_VDD_21_22 0x00000200 /* VDD voltage 2.1 ~ 2.2 */ | |
242 | #define MMC_VDD_22_23 0x00000400 /* VDD voltage 2.2 ~ 2.3 */ | |
243 | #define MMC_VDD_23_24 0x00000800 /* VDD voltage 2.3 ~ 2.4 */ | |
244 | #define MMC_VDD_24_25 0x00001000 /* VDD voltage 2.4 ~ 2.5 */ | |
245 | #define MMC_VDD_25_26 0x00002000 /* VDD voltage 2.5 ~ 2.6 */ | |
246 | #define MMC_VDD_26_27 0x00004000 /* VDD voltage 2.6 ~ 2.7 */ | |
247 | #define MMC_VDD_27_28 0x00008000 /* VDD voltage 2.7 ~ 2.8 */ | |
248 | #define MMC_VDD_28_29 0x00010000 /* VDD voltage 2.8 ~ 2.9 */ | |
249 | #define MMC_VDD_29_30 0x00020000 /* VDD voltage 2.9 ~ 3.0 */ | |
250 | #define MMC_VDD_30_31 0x00040000 /* VDD voltage 3.0 ~ 3.1 */ | |
251 | #define MMC_VDD_31_32 0x00080000 /* VDD voltage 3.1 ~ 3.2 */ | |
252 | #define MMC_VDD_32_33 0x00100000 /* VDD voltage 3.2 ~ 3.3 */ | |
253 | #define MMC_VDD_33_34 0x00200000 /* VDD voltage 3.3 ~ 3.4 */ | |
254 | #define MMC_VDD_34_35 0x00400000 /* VDD voltage 3.4 ~ 3.5 */ | |
255 | #define MMC_VDD_35_36 0x00800000 /* VDD voltage 3.5 ~ 3.6 */ | |
256 | ||
5f1a4dd0 | 257 | u32 caps; /* Host capabilities */ |
f218278a PO |
258 | |
259 | #define MMC_CAP_4_BIT_DATA (1 << 0) /* Can the host do 4 bit transfers */ | |
23af6039 PO |
260 | #define MMC_CAP_MMC_HIGHSPEED (1 << 1) /* Can do MMC high-speed timing */ |
261 | #define MMC_CAP_SD_HIGHSPEED (1 << 2) /* Can do SD high-speed timing */ | |
262 | #define MMC_CAP_SDIO_IRQ (1 << 3) /* Can signal pending SDIO IRQs */ | |
263 | #define MMC_CAP_SPI (1 << 4) /* Talks only SPI protocols */ | |
264 | #define MMC_CAP_NEEDS_POLL (1 << 5) /* Needs polling for card-detection */ | |
b30f8af3 | 265 | #define MMC_CAP_8_BIT_DATA (1 << 6) /* Can the host do 8 bit transfers */ |
c4d770d7 | 266 | #define MMC_CAP_AGGRESSIVE_PM (1 << 7) /* Suspend (e)MMC/SD at idle */ |
9feae246 | 267 | #define MMC_CAP_NONREMOVABLE (1 << 8) /* Nonremovable e.g. eMMC */ |
b1ebe384 | 268 | #define MMC_CAP_WAIT_WHILE_BUSY (1 << 9) /* Waits while card is busy */ |
dfe86cba | 269 | #define MMC_CAP_ERASE (1 << 10) /* Allow erase/trim commands */ |
dfc13e84 HP |
270 | #define MMC_CAP_1_8V_DDR (1 << 11) /* can support */ |
271 | /* DDR mode at 1.8V */ | |
272 | #define MMC_CAP_1_2V_DDR (1 << 12) /* can support */ | |
273 | /* DDR mode at 1.2V */ | |
ed919b01 | 274 | #define MMC_CAP_POWER_OFF_CARD (1 << 13) /* Can power off after boot */ |
22113efd | 275 | #define MMC_CAP_BUS_WIDTH_TEST (1 << 14) /* CMD14/CMD19 bus width ok */ |
f2119df6 AN |
276 | #define MMC_CAP_UHS_SDR12 (1 << 15) /* Host supports UHS SDR12 mode */ |
277 | #define MMC_CAP_UHS_SDR25 (1 << 16) /* Host supports UHS SDR25 mode */ | |
278 | #define MMC_CAP_UHS_SDR50 (1 << 17) /* Host supports UHS SDR50 mode */ | |
279 | #define MMC_CAP_UHS_SDR104 (1 << 18) /* Host supports UHS SDR104 mode */ | |
280 | #define MMC_CAP_UHS_DDR50 (1 << 19) /* Host supports UHS DDR50 mode */ | |
d6d50a15 AN |
281 | #define MMC_CAP_DRIVER_TYPE_A (1 << 23) /* Host supports Driver Type A */ |
282 | #define MMC_CAP_DRIVER_TYPE_C (1 << 24) /* Host supports Driver Type C */ | |
283 | #define MMC_CAP_DRIVER_TYPE_D (1 << 25) /* Host supports Driver Type D */ | |
30137903 | 284 | #define MMC_CAP_CMD_DURING_TFR (1 << 29) /* Commands during data transfer */ |
d0c97cfb | 285 | #define MMC_CAP_CMD23 (1 << 30) /* CMD23 supported. */ |
b2499518 | 286 | #define MMC_CAP_HW_RESET (1 << 31) /* Hardware reset */ |
f218278a | 287 | |
5f1a4dd0 | 288 | u32 caps2; /* More host capabilities */ |
f7c56ef2 AH |
289 | |
290 | #define MMC_CAP2_BOOTPART_NOACC (1 << 0) /* Boot partition no access */ | |
53275c21 | 291 | #define MMC_CAP2_FULL_PWR_CYCLE (1 << 2) /* Can do full power cycle */ |
a4924c71 G |
292 | #define MMC_CAP2_HS200_1_8V_SDR (1 << 5) /* can support */ |
293 | #define MMC_CAP2_HS200_1_2V_SDR (1 << 6) /* can support */ | |
294 | #define MMC_CAP2_HS200 (MMC_CAP2_HS200_1_8V_SDR | \ | |
295 | MMC_CAP2_HS200_1_2V_SDR) | |
83bb24aa | 296 | #define MMC_CAP2_HC_ERASE_SZ (1 << 9) /* High-capacity erase size */ |
5c08d7fa GL |
297 | #define MMC_CAP2_CD_ACTIVE_HIGH (1 << 10) /* Card-detect signal active high */ |
298 | #define MMC_CAP2_RO_ACTIVE_HIGH (1 << 11) /* Write-protect signal active high */ | |
abd9ac14 SJ |
299 | #define MMC_CAP2_PACKED_RD (1 << 12) /* Allow packed read */ |
300 | #define MMC_CAP2_PACKED_WR (1 << 13) /* Allow packed write */ | |
301 | #define MMC_CAP2_PACKED_CMD (MMC_CAP2_PACKED_RD | \ | |
302 | MMC_CAP2_PACKED_WR) | |
0d3e3350 | 303 | #define MMC_CAP2_NO_PRESCAN_POWERUP (1 << 14) /* Don't power up before scan */ |
0a5b6438 SJ |
304 | #define MMC_CAP2_HS400_1_8V (1 << 15) /* Can support HS400 1.8V */ |
305 | #define MMC_CAP2_HS400_1_2V (1 << 16) /* Can support HS400 1.2V */ | |
306 | #define MMC_CAP2_HS400 (MMC_CAP2_HS400_1_8V | \ | |
307 | MMC_CAP2_HS400_1_2V) | |
549c0b18 | 308 | #define MMC_CAP2_HSX00_1_2V (MMC_CAP2_HS200_1_2V_SDR | MMC_CAP2_HS400_1_2V) |
bf3b5ec6 | 309 | #define MMC_CAP2_SDIO_IRQ_NOTHREAD (1 << 17) |
9f6e0bff | 310 | #define MMC_CAP2_NO_WRITE_PROTECT (1 << 18) /* No physical write protect pin, assume that card is always read-write */ |
100a606d | 311 | #define MMC_CAP2_NO_SDIO (1 << 19) /* Do not send SDIO commands during initialization */ |
ef29c0e2 | 312 | #define MMC_CAP2_HS400_ES (1 << 20) /* Host supports enhanced strobe */ |
1b8d79c5 | 313 | #define MMC_CAP2_NO_SD (1 << 21) /* Do not send SD commands during initialization */ |
a0c3b68c | 314 | #define MMC_CAP2_NO_MMC (1 << 22) /* Do not send (e)MMC commands during initialization */ |
f7c56ef2 | 315 | |
da68c4eb NP |
316 | mmc_pm_flag_t pm_caps; /* supported pm features */ |
317 | ||
1da177e4 LT |
318 | /* host specific block data */ |
319 | unsigned int max_seg_size; /* see blk_queue_max_segment_size */ | |
a36274e0 | 320 | unsigned short max_segs; /* see blk_queue_max_segments */ |
1da177e4 | 321 | unsigned short unused; |
55db890a | 322 | unsigned int max_req_size; /* maximum number of bytes in one req */ |
fe4a3c7a | 323 | unsigned int max_blk_size; /* maximum size of one mmc block */ |
55db890a | 324 | unsigned int max_blk_count; /* maximum number of blocks in one req */ |
68eb80e0 | 325 | unsigned int max_busy_timeout; /* max busy timeout in ms */ |
1da177e4 LT |
326 | |
327 | /* private data */ | |
7ea239d9 PO |
328 | spinlock_t lock; /* lock for claim and bus ops */ |
329 | ||
1da177e4 | 330 | struct mmc_ios ios; /* current io bus settings */ |
1da177e4 | 331 | |
97018580 DB |
332 | /* group bitfields together to minimize padding */ |
333 | unsigned int use_spi_crc:1; | |
334 | unsigned int claimed:1; /* host exclusively claimed */ | |
335 | unsigned int bus_dead:1; /* bus has been released */ | |
336 | #ifdef CONFIG_MMC_DEBUG | |
337 | unsigned int removed:1; /* host is being removed */ | |
338 | #endif | |
dfa13ebb AH |
339 | unsigned int can_retune:1; /* re-tuning can be used */ |
340 | unsigned int doing_retune:1; /* re-tuning in progress */ | |
341 | unsigned int retune_now:1; /* do re-tuning at next req */ | |
7ff27609 | 342 | unsigned int retune_paused:1; /* re-tuning is temporarily disabled */ |
97018580 | 343 | |
4c2ef25f | 344 | int rescan_disable; /* disable card detection */ |
3339d1e3 | 345 | int rescan_entered; /* used with nonremovable devices */ |
8ea926b2 | 346 | |
dfa13ebb AH |
347 | int need_retune; /* re-tuning is needed */ |
348 | int hold_retune; /* hold off re-tuning */ | |
349 | unsigned int retune_period; /* re-tuning period in secs */ | |
350 | struct timer_list retune_timer; /* for periodic re-tuning */ | |
351 | ||
fa372a51 MM |
352 | bool trigger_card_event; /* card_event necessary */ |
353 | ||
b855885e | 354 | struct mmc_card *card; /* device attached to this host */ |
1da177e4 LT |
355 | |
356 | wait_queue_head_t wq; | |
319a3f14 AH |
357 | struct task_struct *claimer; /* task that has host claimed */ |
358 | int claim_cnt; /* "claim" nesting count */ | |
f22ee4ed | 359 | |
c4028958 | 360 | struct delayed_work detect; |
d3049504 | 361 | int detect_change; /* card detect flag */ |
27410ee7 | 362 | struct mmc_slot slot; |
01357dca | 363 | |
7ea239d9 PO |
364 | const struct mmc_bus_ops *bus_ops; /* current bus driver */ |
365 | unsigned int bus_refs; /* reference counter */ | |
7ea239d9 | 366 | |
d1496c39 NP |
367 | unsigned int sdio_irqs; |
368 | struct task_struct *sdio_irq_thread; | |
bbbc4c4d | 369 | bool sdio_irq_pending; |
d1496c39 NP |
370 | atomic_t sdio_irq_thread_abort; |
371 | ||
da68c4eb NP |
372 | mmc_pm_flag_t pm_flags; /* requested pm features */ |
373 | ||
af8350c7 | 374 | struct led_trigger *led; /* activity led */ |
af8350c7 | 375 | |
99fc5131 LW |
376 | #ifdef CONFIG_REGULATOR |
377 | bool regulator_enabled; /* regulator state */ | |
378 | #endif | |
e137788d | 379 | struct mmc_supply supply; |
99fc5131 | 380 | |
6edd8ee6 HS |
381 | struct dentry *debugfs_root; |
382 | ||
aa8b683a | 383 | struct mmc_async_req *areq; /* active async req */ |
2220eedf | 384 | struct mmc_context_info context_info; /* async synchronization info */ |
aa8b683a | 385 | |
30137903 AH |
386 | /* Ongoing data transfer that allows commands during transfer */ |
387 | struct mmc_request *ongoing_mrq; | |
388 | ||
1b676f70 PF |
389 | #ifdef CONFIG_FAIL_MMC_REQUEST |
390 | struct fault_attr fail_mmc_request; | |
391 | #endif | |
392 | ||
df16219f GC |
393 | unsigned int actual_clock; /* Actual HC clock rate */ |
394 | ||
eed222ac AL |
395 | unsigned int slotno; /* used for sdio acpi binding */ |
396 | ||
3d705d14 SH |
397 | int dsr_req; /* DSR value is valid */ |
398 | u32 dsr; /* optional driver stage (DSR) value */ | |
399 | ||
01357dca | 400 | unsigned long private[0] ____cacheline_aligned; |
1da177e4 LT |
401 | }; |
402 | ||
8c9beb11 GL |
403 | struct mmc_host *mmc_alloc_host(int extra, struct device *); |
404 | int mmc_add_host(struct mmc_host *); | |
405 | void mmc_remove_host(struct mmc_host *); | |
406 | void mmc_free_host(struct mmc_host *); | |
ec0a7517 | 407 | int mmc_of_parse(struct mmc_host *host); |
1da177e4 | 408 | |
01357dca RK |
409 | static inline void *mmc_priv(struct mmc_host *host) |
410 | { | |
411 | return (void *)host->private; | |
412 | } | |
413 | ||
97018580 DB |
414 | #define mmc_host_is_spi(host) ((host)->caps & MMC_CAP_SPI) |
415 | ||
fcaf71fd | 416 | #define mmc_dev(x) ((x)->parent) |
11354d03 | 417 | #define mmc_classdev(x) (&(x)->class_dev) |
d1b26863 | 418 | #define mmc_hostname(x) (dev_name(&(x)->class_dev)) |
1da177e4 | 419 | |
8c9beb11 GL |
420 | int mmc_power_save_host(struct mmc_host *host); |
421 | int mmc_power_restore_host(struct mmc_host *host); | |
eae1aeee | 422 | |
8c9beb11 GL |
423 | void mmc_detect_change(struct mmc_host *, unsigned long delay); |
424 | void mmc_request_done(struct mmc_host *, struct mmc_request *); | |
30137903 | 425 | void mmc_command_done(struct mmc_host *host, struct mmc_request *mrq); |
1da177e4 | 426 | |
17b759af NP |
427 | static inline void mmc_signal_sdio_irq(struct mmc_host *host) |
428 | { | |
429 | host->ops->enable_sdio_irq(host, 0); | |
bbbc4c4d | 430 | host->sdio_irq_pending = true; |
f13e5b9f YL |
431 | if (host->sdio_irq_thread) |
432 | wake_up_process(host->sdio_irq_thread); | |
17b759af NP |
433 | } |
434 | ||
bf3b5ec6 RK |
435 | void sdio_run_irqs(struct mmc_host *host); |
436 | ||
99fc5131 | 437 | #ifdef CONFIG_REGULATOR |
5c13941a | 438 | int mmc_regulator_get_ocrmask(struct regulator *supply); |
99fc5131 LW |
439 | int mmc_regulator_set_ocr(struct mmc_host *mmc, |
440 | struct regulator *supply, | |
441 | unsigned short vdd_bit); | |
2086f801 | 442 | int mmc_regulator_set_vqmmc(struct mmc_host *mmc, struct mmc_ios *ios); |
99fc5131 LW |
443 | #else |
444 | static inline int mmc_regulator_get_ocrmask(struct regulator *supply) | |
445 | { | |
446 | return 0; | |
447 | } | |
448 | ||
449 | static inline int mmc_regulator_set_ocr(struct mmc_host *mmc, | |
450 | struct regulator *supply, | |
451 | unsigned short vdd_bit) | |
452 | { | |
453 | return 0; | |
454 | } | |
2086f801 DA |
455 | |
456 | static inline int mmc_regulator_set_vqmmc(struct mmc_host *mmc, | |
457 | struct mmc_ios *ios) | |
458 | { | |
459 | return -EINVAL; | |
460 | } | |
99fc5131 | 461 | #endif |
5c13941a | 462 | |
4d1f52f9 TK |
463 | int mmc_regulator_get_supply(struct mmc_host *mmc); |
464 | ||
71d7d3d1 MF |
465 | static inline int mmc_card_is_removable(struct mmc_host *host) |
466 | { | |
2501c917 | 467 | return !(host->caps & MMC_CAP_NONREMOVABLE); |
71d7d3d1 MF |
468 | } |
469 | ||
a5e9425d | 470 | static inline int mmc_card_keep_power(struct mmc_host *host) |
080bc977 OBC |
471 | { |
472 | return host->pm_flags & MMC_PM_KEEP_POWER; | |
473 | } | |
474 | ||
6b93d01f OBC |
475 | static inline int mmc_card_wake_sdio_irq(struct mmc_host *host) |
476 | { | |
477 | return host->pm_flags & MMC_PM_WAKE_SDIO_IRQ; | |
478 | } | |
d0c97cfb AW |
479 | |
480 | static inline int mmc_host_cmd23(struct mmc_host *host) | |
481 | { | |
482 | return host->caps & MMC_CAP_CMD23; | |
483 | } | |
f7c56ef2 AH |
484 | |
485 | static inline int mmc_boot_partition_access(struct mmc_host *host) | |
486 | { | |
487 | return !(host->caps2 & MMC_CAP2_BOOTPART_NOACC); | |
488 | } | |
489 | ||
41875e38 SRT |
490 | static inline int mmc_host_uhs(struct mmc_host *host) |
491 | { | |
492 | return host->caps & | |
493 | (MMC_CAP_UHS_SDR12 | MMC_CAP_UHS_SDR25 | | |
494 | MMC_CAP_UHS_SDR50 | MMC_CAP_UHS_SDR104 | | |
495 | MMC_CAP_UHS_DDR50); | |
496 | } | |
497 | ||
ce39f9d1 SJ |
498 | static inline int mmc_host_packed_wr(struct mmc_host *host) |
499 | { | |
500 | return host->caps2 & MMC_CAP2_PACKED_WR; | |
501 | } | |
502 | ||
cdc99179 SJ |
503 | static inline int mmc_card_hs(struct mmc_card *card) |
504 | { | |
505 | return card->host->ios.timing == MMC_TIMING_SD_HS || | |
506 | card->host->ios.timing == MMC_TIMING_MMC_HS; | |
507 | } | |
508 | ||
509 | static inline int mmc_card_uhs(struct mmc_card *card) | |
510 | { | |
511 | return card->host->ios.timing >= MMC_TIMING_UHS_SDR12 && | |
512 | card->host->ios.timing <= MMC_TIMING_UHS_DDR50; | |
513 | } | |
514 | ||
515 | static inline bool mmc_card_hs200(struct mmc_card *card) | |
516 | { | |
517 | return card->host->ios.timing == MMC_TIMING_MMC_HS200; | |
518 | } | |
519 | ||
520 | static inline bool mmc_card_ddr52(struct mmc_card *card) | |
521 | { | |
522 | return card->host->ios.timing == MMC_TIMING_MMC_DDR52; | |
523 | } | |
0a5b6438 SJ |
524 | |
525 | static inline bool mmc_card_hs400(struct mmc_card *card) | |
526 | { | |
527 | return card->host->ios.timing == MMC_TIMING_MMC_HS400; | |
528 | } | |
529 | ||
81ac2af6 SL |
530 | static inline bool mmc_card_hs400es(struct mmc_card *card) |
531 | { | |
532 | return card->host->ios.enhanced_strobe; | |
533 | } | |
534 | ||
dfa13ebb AH |
535 | void mmc_retune_timer_stop(struct mmc_host *host); |
536 | ||
537 | static inline void mmc_retune_needed(struct mmc_host *host) | |
538 | { | |
539 | if (host->can_retune) | |
540 | host->need_retune = 1; | |
541 | } | |
542 | ||
543 | static inline void mmc_retune_recheck(struct mmc_host *host) | |
544 | { | |
545 | if (host->hold_retune <= 1) | |
546 | host->retune_now = 1; | |
547 | } | |
548 | ||
7ff27609 AH |
549 | void mmc_retune_pause(struct mmc_host *host); |
550 | void mmc_retune_unpause(struct mmc_host *host); | |
551 | ||
100e9186 | 552 | #endif /* LINUX_MMC_HOST_H */ |