* elf32-bfin.c (bfin_relocate_section): Set up dynobj before using it
[deliverable/binutils-gdb.git] / include / xtensa-config.h
CommitLineData
e0001a05 1/* Xtensa configuration settings.
0a05a876 2 Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006, 2007
2caa7ca0 3 Free Software Foundation, Inc.
e0001a05
NC
4 Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica.
5
c6d600f0
BW
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2, or (at your option)
9 any later version.
e0001a05 10
c6d600f0
BW
11 This program is distributed in the hope that it will be useful, but
12 WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 General Public License for more details.
e0001a05 15
c6d600f0
BW
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
e172dbf8 18 Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
e0001a05
NC
19
20#ifndef XTENSA_CONFIG_H
21#define XTENSA_CONFIG_H
22
23/* The macros defined here match those with the same names in the Xtensa
24 compile-time HAL (Hardware Abstraction Layer). Please refer to the
25 Xtensa System Software Reference Manual for documentation of these
26 macros. */
27
05235f71 28#undef XCHAL_HAVE_BE
e0001a05 29#define XCHAL_HAVE_BE 1
05235f71
BW
30
31#undef XCHAL_HAVE_DENSITY
e0001a05 32#define XCHAL_HAVE_DENSITY 1
05235f71
BW
33
34#undef XCHAL_HAVE_CONST16
902695bc 35#define XCHAL_HAVE_CONST16 0
05235f71
BW
36
37#undef XCHAL_HAVE_ABS
902695bc 38#define XCHAL_HAVE_ABS 1
05235f71
BW
39
40#undef XCHAL_HAVE_ADDX
902695bc 41#define XCHAL_HAVE_ADDX 1
05235f71
BW
42
43#undef XCHAL_HAVE_L32R
902695bc 44#define XCHAL_HAVE_L32R 1
05235f71 45
43cd72b9
BW
46#undef XSHAL_USE_ABSOLUTE_LITERALS
47#define XSHAL_USE_ABSOLUTE_LITERALS 0
48
05235f71 49#undef XCHAL_HAVE_MAC16
e0001a05 50#define XCHAL_HAVE_MAC16 0
05235f71
BW
51
52#undef XCHAL_HAVE_MUL16
e0001a05 53#define XCHAL_HAVE_MUL16 0
05235f71
BW
54
55#undef XCHAL_HAVE_MUL32
e0001a05 56#define XCHAL_HAVE_MUL32 0
05235f71 57
51d04b5c
BW
58#undef XCHAL_HAVE_MUL32_HIGH
59#define XCHAL_HAVE_MUL32_HIGH 0
60
05235f71 61#undef XCHAL_HAVE_DIV32
e0001a05 62#define XCHAL_HAVE_DIV32 0
05235f71
BW
63
64#undef XCHAL_HAVE_NSA
e0001a05 65#define XCHAL_HAVE_NSA 1
05235f71
BW
66
67#undef XCHAL_HAVE_MINMAX
e0001a05 68#define XCHAL_HAVE_MINMAX 0
05235f71
BW
69
70#undef XCHAL_HAVE_SEXT
e0001a05 71#define XCHAL_HAVE_SEXT 0
05235f71
BW
72
73#undef XCHAL_HAVE_LOOPS
e0001a05 74#define XCHAL_HAVE_LOOPS 1
05235f71 75
0a05a876
BW
76#undef XCHAL_HAVE_THREADPTR
77#define XCHAL_HAVE_THREADPTR 1
78
79#undef XCHAL_HAVE_RELEASE_SYNC
80#define XCHAL_HAVE_RELEASE_SYNC 0
81
82#undef XCHAL_HAVE_S32C1I
83#define XCHAL_HAVE_S32C1I 0
84
05235f71 85#undef XCHAL_HAVE_BOOLEANS
e0001a05 86#define XCHAL_HAVE_BOOLEANS 0
05235f71
BW
87
88#undef XCHAL_HAVE_FP
e0001a05 89#define XCHAL_HAVE_FP 0
05235f71
BW
90
91#undef XCHAL_HAVE_FP_DIV
e0001a05 92#define XCHAL_HAVE_FP_DIV 0
05235f71
BW
93
94#undef XCHAL_HAVE_FP_RECIP
e0001a05 95#define XCHAL_HAVE_FP_RECIP 0
05235f71
BW
96
97#undef XCHAL_HAVE_FP_SQRT
e0001a05 98#define XCHAL_HAVE_FP_SQRT 0
05235f71
BW
99
100#undef XCHAL_HAVE_FP_RSQRT
e0001a05 101#define XCHAL_HAVE_FP_RSQRT 0
05235f71
BW
102
103#undef XCHAL_HAVE_WINDOWED
e0001a05
NC
104#define XCHAL_HAVE_WINDOWED 1
105
b2d179be
BW
106#undef XCHAL_HAVE_WIDE_BRANCHES
107#define XCHAL_HAVE_WIDE_BRANCHES 0
108
43cd72b9
BW
109#undef XCHAL_HAVE_PREDICTED_BRANCHES
110#define XCHAL_HAVE_PREDICTED_BRANCHES 0
111
05235f71
BW
112
113#undef XCHAL_ICACHE_SIZE
e0001a05 114#define XCHAL_ICACHE_SIZE 8192
05235f71
BW
115
116#undef XCHAL_DCACHE_SIZE
e0001a05 117#define XCHAL_DCACHE_SIZE 8192
05235f71
BW
118
119#undef XCHAL_ICACHE_LINESIZE
e0001a05 120#define XCHAL_ICACHE_LINESIZE 16
05235f71
BW
121
122#undef XCHAL_DCACHE_LINESIZE
e0001a05 123#define XCHAL_DCACHE_LINESIZE 16
05235f71
BW
124
125#undef XCHAL_ICACHE_LINEWIDTH
e0001a05 126#define XCHAL_ICACHE_LINEWIDTH 4
05235f71
BW
127
128#undef XCHAL_DCACHE_LINEWIDTH
e0001a05 129#define XCHAL_DCACHE_LINEWIDTH 4
05235f71
BW
130
131#undef XCHAL_DCACHE_IS_WRITEBACK
e0001a05
NC
132#define XCHAL_DCACHE_IS_WRITEBACK 0
133
05235f71
BW
134
135#undef XCHAL_HAVE_MMU
e0001a05 136#define XCHAL_HAVE_MMU 1
05235f71
BW
137
138#undef XCHAL_MMU_MIN_PTE_PAGE_SIZE
e0001a05
NC
139#define XCHAL_MMU_MIN_PTE_PAGE_SIZE 12
140
05235f71
BW
141
142#undef XCHAL_HAVE_DEBUG
e0001a05 143#define XCHAL_HAVE_DEBUG 1
05235f71
BW
144
145#undef XCHAL_NUM_IBREAK
e0001a05 146#define XCHAL_NUM_IBREAK 2
05235f71
BW
147
148#undef XCHAL_NUM_DBREAK
e0001a05 149#define XCHAL_NUM_DBREAK 2
05235f71
BW
150
151#undef XCHAL_DEBUGLEVEL
e0001a05
NC
152#define XCHAL_DEBUGLEVEL 4
153
05235f71 154
43cd72b9
BW
155#undef XCHAL_INST_FETCH_WIDTH
156#define XCHAL_INST_FETCH_WIDTH 4
e0001a05 157
2caa7ca0
BW
158
159#undef XSHAL_ABI
160#undef XTHAL_ABI_WINDOWED
161#undef XTHAL_ABI_CALL0
162#define XSHAL_ABI XTHAL_ABI_WINDOWED
163#define XTHAL_ABI_WINDOWED 0
164#define XTHAL_ABI_CALL0 1
165
e0001a05 166#endif /* !XTENSA_CONFIG_H */
This page took 0.240292 seconds and 4 git commands to generate.