* elf32-xtensa.c (elf_xtensa_finish_dynamic_sections): Get section
[deliverable/binutils-gdb.git] / include / xtensa-config.h
CommitLineData
e0001a05 1/* Xtensa configuration settings.
2caa7ca0
BW
2 Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006
3 Free Software Foundation, Inc.
e0001a05
NC
4 Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica.
5
c6d600f0
BW
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2, or (at your option)
9 any later version.
e0001a05 10
c6d600f0
BW
11 This program is distributed in the hope that it will be useful, but
12 WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 General Public License for more details.
e0001a05 15
c6d600f0
BW
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
e172dbf8 18 Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
e0001a05
NC
19
20#ifndef XTENSA_CONFIG_H
21#define XTENSA_CONFIG_H
22
23/* The macros defined here match those with the same names in the Xtensa
24 compile-time HAL (Hardware Abstraction Layer). Please refer to the
25 Xtensa System Software Reference Manual for documentation of these
26 macros. */
27
05235f71 28#undef XCHAL_HAVE_BE
e0001a05 29#define XCHAL_HAVE_BE 1
05235f71
BW
30
31#undef XCHAL_HAVE_DENSITY
e0001a05 32#define XCHAL_HAVE_DENSITY 1
05235f71
BW
33
34#undef XCHAL_HAVE_CONST16
902695bc 35#define XCHAL_HAVE_CONST16 0
05235f71
BW
36
37#undef XCHAL_HAVE_ABS
902695bc 38#define XCHAL_HAVE_ABS 1
05235f71
BW
39
40#undef XCHAL_HAVE_ADDX
902695bc 41#define XCHAL_HAVE_ADDX 1
05235f71
BW
42
43#undef XCHAL_HAVE_L32R
902695bc 44#define XCHAL_HAVE_L32R 1
05235f71 45
43cd72b9
BW
46#undef XSHAL_USE_ABSOLUTE_LITERALS
47#define XSHAL_USE_ABSOLUTE_LITERALS 0
48
05235f71 49#undef XCHAL_HAVE_MAC16
e0001a05 50#define XCHAL_HAVE_MAC16 0
05235f71
BW
51
52#undef XCHAL_HAVE_MUL16
e0001a05 53#define XCHAL_HAVE_MUL16 0
05235f71
BW
54
55#undef XCHAL_HAVE_MUL32
e0001a05 56#define XCHAL_HAVE_MUL32 0
05235f71 57
51d04b5c
BW
58#undef XCHAL_HAVE_MUL32_HIGH
59#define XCHAL_HAVE_MUL32_HIGH 0
60
05235f71 61#undef XCHAL_HAVE_DIV32
e0001a05 62#define XCHAL_HAVE_DIV32 0
05235f71
BW
63
64#undef XCHAL_HAVE_NSA
e0001a05 65#define XCHAL_HAVE_NSA 1
05235f71
BW
66
67#undef XCHAL_HAVE_MINMAX
e0001a05 68#define XCHAL_HAVE_MINMAX 0
05235f71
BW
69
70#undef XCHAL_HAVE_SEXT
e0001a05 71#define XCHAL_HAVE_SEXT 0
05235f71
BW
72
73#undef XCHAL_HAVE_LOOPS
e0001a05 74#define XCHAL_HAVE_LOOPS 1
05235f71
BW
75
76#undef XCHAL_HAVE_BOOLEANS
e0001a05 77#define XCHAL_HAVE_BOOLEANS 0
05235f71
BW
78
79#undef XCHAL_HAVE_FP
e0001a05 80#define XCHAL_HAVE_FP 0
05235f71
BW
81
82#undef XCHAL_HAVE_FP_DIV
e0001a05 83#define XCHAL_HAVE_FP_DIV 0
05235f71
BW
84
85#undef XCHAL_HAVE_FP_RECIP
e0001a05 86#define XCHAL_HAVE_FP_RECIP 0
05235f71
BW
87
88#undef XCHAL_HAVE_FP_SQRT
e0001a05 89#define XCHAL_HAVE_FP_SQRT 0
05235f71
BW
90
91#undef XCHAL_HAVE_FP_RSQRT
e0001a05 92#define XCHAL_HAVE_FP_RSQRT 0
05235f71
BW
93
94#undef XCHAL_HAVE_WINDOWED
e0001a05
NC
95#define XCHAL_HAVE_WINDOWED 1
96
b2d179be
BW
97#undef XCHAL_HAVE_WIDE_BRANCHES
98#define XCHAL_HAVE_WIDE_BRANCHES 0
99
43cd72b9
BW
100#undef XCHAL_HAVE_PREDICTED_BRANCHES
101#define XCHAL_HAVE_PREDICTED_BRANCHES 0
102
05235f71
BW
103
104#undef XCHAL_ICACHE_SIZE
e0001a05 105#define XCHAL_ICACHE_SIZE 8192
05235f71
BW
106
107#undef XCHAL_DCACHE_SIZE
e0001a05 108#define XCHAL_DCACHE_SIZE 8192
05235f71
BW
109
110#undef XCHAL_ICACHE_LINESIZE
e0001a05 111#define XCHAL_ICACHE_LINESIZE 16
05235f71
BW
112
113#undef XCHAL_DCACHE_LINESIZE
e0001a05 114#define XCHAL_DCACHE_LINESIZE 16
05235f71
BW
115
116#undef XCHAL_ICACHE_LINEWIDTH
e0001a05 117#define XCHAL_ICACHE_LINEWIDTH 4
05235f71
BW
118
119#undef XCHAL_DCACHE_LINEWIDTH
e0001a05 120#define XCHAL_DCACHE_LINEWIDTH 4
05235f71
BW
121
122#undef XCHAL_DCACHE_IS_WRITEBACK
e0001a05
NC
123#define XCHAL_DCACHE_IS_WRITEBACK 0
124
05235f71
BW
125
126#undef XCHAL_HAVE_MMU
e0001a05 127#define XCHAL_HAVE_MMU 1
05235f71
BW
128
129#undef XCHAL_MMU_MIN_PTE_PAGE_SIZE
e0001a05
NC
130#define XCHAL_MMU_MIN_PTE_PAGE_SIZE 12
131
05235f71
BW
132
133#undef XCHAL_HAVE_DEBUG
e0001a05 134#define XCHAL_HAVE_DEBUG 1
05235f71
BW
135
136#undef XCHAL_NUM_IBREAK
e0001a05 137#define XCHAL_NUM_IBREAK 2
05235f71
BW
138
139#undef XCHAL_NUM_DBREAK
e0001a05 140#define XCHAL_NUM_DBREAK 2
05235f71
BW
141
142#undef XCHAL_DEBUGLEVEL
e0001a05
NC
143#define XCHAL_DEBUGLEVEL 4
144
05235f71 145
43cd72b9
BW
146#undef XCHAL_INST_FETCH_WIDTH
147#define XCHAL_INST_FETCH_WIDTH 4
e0001a05 148
2caa7ca0
BW
149
150#undef XSHAL_ABI
151#undef XTHAL_ABI_WINDOWED
152#undef XTHAL_ABI_CALL0
153#define XSHAL_ABI XTHAL_ABI_WINDOWED
154#define XTHAL_ABI_WINDOWED 0
155#define XTHAL_ABI_CALL0 1
156
e0001a05 157#endif /* !XTENSA_CONFIG_H */
This page took 0.271534 seconds and 4 git commands to generate.