x86: VPEXTRQ/VPINSRQ are unavailable outside of 64-bit mode
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
4814632e
JB
12020-01-16 Jan Beulich <jbeulich@suse.com>
2
3 * i386-opc.tbl (pextrq, pinsrq): Drop IgnoreSize and Qword. Drop
4 Size64 from and use VexW1 on SSE2AVX forms.
5 (vpextrq, vpinsrq): Drop IgnoreSize and Qword. Drop Size64 from
6 VEX-encoded forms. Add Cpu64 to EVEX-encoded forms. Use VexW1.
7 * i386-tbl.h: Re-generate.
8
aad09917
AM
92020-01-15 Alan Modra <amodra@gmail.com>
10
11 * tic4x-dis.c (tic4x_version): Make unsigned long.
12 (optab, optab_special, registernames): New file scope vars.
13 (tic4x_print_register): Set up registernames rather than
14 malloc'd registertable.
15 (tic4x_disassemble): Delete optable and optable_special. Use
16 optab and optab_special instead. Throw away old optab,
17 optab_special and registernames when info->mach changes.
18
7a6bf3be
SB
192020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
20
21 PR 25377
22 * z80-dis.c (suffix): Use .db instruction to generate double
23 prefix.
24
ca1eaac0
AM
252020-01-14 Alan Modra <amodra@gmail.com>
26
27 * z8k-dis.c (unpack_instr): Formatting. Cast unsigned short
28 values to unsigned before shifting.
29
1d67fe3b
TT
302020-01-13 Thomas Troeger <tstroege@gmx.de>
31
32 * arm-dis.c (print_insn_arm): Fill in insn info fields for control
33 flow instructions.
34 (print_insn_thumb16, print_insn_thumb32): Likewise.
35 (print_insn): Initialize the insn info.
36 * i386-dis.c (print_insn): Initialize the insn info fields, and
37 detect jumps.
38
5e4f7e05
CZ
392012-01-13 Claudiu Zissulescu <claziss@gmail.com>
40
41 * arc-opc.c (C_NE): Make it required.
42
b9fe6b8a
CZ
432012-01-13 Claudiu Zissulescu <claziss@gmail.com>
44
45 * opcode/arc-dis.c (regnames): Correct ACCL/ACCH naming, fix typo
46 reserved register name.
47
90dee485
AM
482020-01-13 Alan Modra <amodra@gmail.com>
49
50 * ns32k-dis.c (Is_gen): Use strchr, add 'f'.
51 (print_insn_ns32k): Adjust ioffset for 'f' index_offset.
52
febda64f
AM
532020-01-13 Alan Modra <amodra@gmail.com>
54
55 * wasm32-dis.c (print_insn_wasm32): Localise variables. Store
56 result of wasm_read_leb128 in a uint64_t and check that bits
57 are not lost when copying to other locals. Use uint32_t for
58 most locals. Use PRId64 when printing int64_t.
59
df08b588
AM
602020-01-13 Alan Modra <amodra@gmail.com>
61
62 * score-dis.c: Formatting.
63 * score7-dis.c: Formatting.
64
b2c759ce
AM
652020-01-13 Alan Modra <amodra@gmail.com>
66
67 * score-dis.c (print_insn_score48): Use unsigned variables for
68 unsigned values. Don't left shift negative values.
69 (print_insn_score32): Likewise.
70 * score7-dis.c (print_insn_score32, print_insn_score16): Likewise.
71
5496abe1
AM
722020-01-13 Alan Modra <amodra@gmail.com>
73
74 * tic4x-dis.c (tic4x_print_register): Remove dead code.
75
202e762b
AM
762020-01-13 Alan Modra <amodra@gmail.com>
77
78 * fr30-ibld.c: Regenerate.
79
7ef412cf
AM
802020-01-13 Alan Modra <amodra@gmail.com>
81
82 * xgate-dis.c (print_insn): Don't left shift signed value.
83 (ripBits): Formatting, use 1u.
84
7f578b95
AM
852020-01-10 Alan Modra <amodra@gmail.com>
86
87 * tilepro-opc.c (parse_insn_tilepro): Make opval unsigned.
88 * tilegx-opc.c (parse_insn_tilegx): Likewise. Delete raw_opval.
89
441af85b
AM
902020-01-10 Alan Modra <amodra@gmail.com>
91
92 * m10300-dis.c (disassemble): Move extraction of DREG, AREG, RREG,
93 and XRREG value earlier to avoid a shift with negative exponent.
94 * m10200-dis.c (disassemble): Similarly.
95
bce58db4
NC
962020-01-09 Nick Clifton <nickc@redhat.com>
97
98 PR 25224
99 * z80-dis.c (ld_ii_ii): Use correct cast.
100
40c75bc8
SB
1012020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
102
103 PR 25224
104 * z80-dis.c (ld_ii_ii): Use character constant when checking
105 opcode byte value.
106
d835a58b
JB
1072020-01-09 Jan Beulich <jbeulich@suse.com>
108
109 * i386-dis.c (SEP_Fixup): New.
110 (SEP): Define.
111 (dis386_twobyte): Use it for sysenter/sysexit.
112 (enum x86_64_isa): Change amd64 enumerator to value 1.
113 (OP_J): Compare isa64 against intel64 instead of amd64.
114 * i386-opc.tbl (sysenter, sysexit): Split into AMD64 and Intel64
115 forms.
116 * i386-tbl.h: Re-generate.
117
030a2e78
AM
1182020-01-08 Alan Modra <amodra@gmail.com>
119
120 * z8k-dis.c: Include libiberty.h
121 (instr_data_s): Make max_fetched unsigned.
122 (z8k_lookup_instr): Make nibl_index and tabl_index unsigned.
123 Don't exceed byte_info bounds.
124 (output_instr): Make num_bytes unsigned.
125 (unpack_instr): Likewise for nibl_count and loop.
126 * z8kgen.c (gas <opcode_entry_type>): Make noperands, length and
127 idx unsigned.
128 * z8k-opc.h: Regenerate.
129
bb82aefe
SV
1302020-01-07 Shahab Vahedi <shahab@synopsys.com>
131
132 * arc-tbl.h (llock): Use 'LLOCK' as class.
133 (llockd): Likewise.
134 (scond): Use 'SCOND' as class.
135 (scondd): Likewise.
136 (llockd): Set data_size_mode to 'C_ZZ_D' which is 64-bit.
137 (scondd): Likewise.
138
cc6aa1a6
AM
1392020-01-06 Alan Modra <amodra@gmail.com>
140
141 * m32c-ibld.c: Regenerate.
142
660e62b1
AM
1432020-01-06 Alan Modra <amodra@gmail.com>
144
145 PR 25344
146 * z80-dis.c (suffix): Don't use a local struct buffer copy.
147 Peek at next byte to prevent recursion on repeated prefix bytes.
148 Ensure uninitialised "mybuf" is not accessed.
149 (print_insn_z80): Don't zero n_fetch and n_used here,..
150 (print_insn_z80_buf): ..do it here instead.
151
c9ae58fe
AM
1522020-01-04 Alan Modra <amodra@gmail.com>
153
154 * m32r-ibld.c: Regenerate.
155
5f57d4ec
AM
1562020-01-04 Alan Modra <amodra@gmail.com>
157
158 * cr16-dis.c (cr16_match_opcode): Avoid shift left of signed value.
159
2c5c1196
AM
1602020-01-04 Alan Modra <amodra@gmail.com>
161
162 * crx-dis.c (match_opcode): Avoid shift left of signed value.
163
2e98c6c5
AM
1642020-01-04 Alan Modra <amodra@gmail.com>
165
166 * d30v-dis.c (print_insn): Avoid signed overflow in left shift.
167
567dfba2
JB
1682020-01-03 Jan Beulich <jbeulich@suse.com>
169
5437a02a
JB
170 * aarch64-tbl.h (aarch64_opcode_table): Use
171 SVE_ADDR_RX_LSL{1,2,3} for LD1RO{H,W,D}.
172
1732020-01-03 Jan Beulich <jbeulich@suse.com>
174
175 * aarch64-tbl.h (aarch64_opcode_table): Correct SIMD
567dfba2
JB
176 forms of SUDOT and USDOT.
177
8c45011a
JB
1782020-01-03 Jan Beulich <jbeulich@suse.com>
179
5437a02a 180 * aarch64-tbl.h (aarch64_opcode_table): Drop 'i' from
8c45011a
JB
181 uzip{1,2}.
182 * opcodes/aarch64-dis-2.c: Re-generate.
183
f4950f76
JB
1842020-01-03 Jan Beulich <jbeulich@suse.com>
185
5437a02a 186 * aarch64-tbl.h (aarch64_opcode_table): Correct 64-bit
f4950f76
JB
187 FMMLA encoding.
188 * opcodes/aarch64-dis-2.c: Re-generate.
189
6655dba2
SB
1902020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
191
192 * z80-dis.c: Add support for eZ80 and Z80 instructions.
193
b14ce8bf
AM
1942020-01-01 Alan Modra <amodra@gmail.com>
195
196 Update year range in copyright notice of all files.
197
0b114740 198For older changes see ChangeLog-2019
3499769a 199\f
0b114740 200Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM
201
202Copying and distribution of this file, with or without modification,
203are permitted in any medium without royalty provided the copyright
204notice and this notice are preserved.
205
206Local Variables:
207mode: change-log
208left-margin: 8
209fill-column: 74
210version-control: never
211End:
This page took 0.263115 seconds and 4 git commands to generate.