projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
* mt.opc (parse_imm16): Apply 2007-09-26 opcodes/mt-asm.c change
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
82c18208
L		 12008-01-24 H.J. Lu <hongjiu.lu@intel.com>
2
3 * i386-dis.c (OP_E_extended): Handle r12 like rsp.
4
599121aa
L		 52008-01-23 H.J. Lu <hongjiu.lu@intel.com>
6
7 * i386-gen.c (cpu_flag_init): Add CpuLM to CPU_GENERIC64_FLAGS.
8 * i386-init.h: Regenerated.
9
80098f51
TG		 102008-01-23 Tristan Gingold <gingold@adacore.com>
11
12 * ia64-dis.c (print_insn_ia64): Display symbolic name of ar.fcr,
13 ar.eflag, ar.csd, ar.ssd, ar.cflg, ar.fsr, ar.fir and ar.fdr.
14
115c7c25
L		 152008-01-22 H.J. Lu <hongjiu.lu@intel.com>
16
17 * i386-gen.c (cpu_flag_init): Remove CpuMMX2.
18 (cpu_flags): Likewise.
19
20 * i386-opc.h (CpuMMX2): Removed.
21 (CpuSSE): Updated.
22
23 * i386-opc.tbl: Replace CpuMMX2 with CpuSSE|Cpu3dnowA.
24 * i386-init.h: Regenerated.
25 * i386-tbl.h: Likewise.
26
6305a203
L		 272008-01-22 H.J. Lu <hongjiu.lu@intel.com>
28
29 * i386-gen.c (cpu_flag_init): Add CPU_VMX_FLAGS and
30 CPU_SMX_FLAGS.
31 * i386-init.h: Regenerated.
32
fd07a1c8
L		 332008-01-15 H.J. Lu <hongjiu.lu@intel.com>
34
35 * i386-opc.tbl: Use Qword on movddup.
36 * i386-tbl.h: Regenerated.
37
321fd21e
L		 382008-01-15 H.J. Lu <hongjiu.lu@intel.com>
39
40 * i386-opc.tbl: Put back 16bit movsx/movzx for AT&T syntax.
41 * i386-tbl.h: Regenerated.
42
4ee52178
L		 432008-01-15 H.J. Lu <hongjiu.lu@intel.com>
44
45 * i386-dis.c (Mx): New.
46 (PREFIX_0FC3): Likewise.
47 (PREFIX_0FC7_REG_6): Updated.
48 (dis386_twobyte): Use PREFIX_0FC3.
49 (prefix_table): Add PREFIX_0FC3. Use Mq on movntq and movntsd.
50 Use Mx on movntps, movntpd, movntdq and movntdqa. Use Md on
51 movntss.
52
5c07affc
L		 532008-01-14 H.J. Lu <hongjiu.lu@intel.com>
54
55 * i386-gen.c (opcode_modifiers): Add IntelSyntax.
56 (operand_types): Add Mem.
57
58 * i386-opc.h (IntelSyntax): New.
59 * i386-opc.h (Mem): New.
60 (Byte): Updated.
61 (Opcode_Modifier_Max): Updated.
62 (i386_opcode_modifier): Add intelsyntax.
63 (i386_operand_type): Add mem.
64
65 * i386-opc.tbl: Remove Reg16 from movnti. Add sizes to more
66 instructions.
67
68 * i386-reg.tbl: Add size for accumulator.
69
70 * i386-init.h: Regenerated.
71 * i386-tbl.h: Likewise.
72
0d6a2f58
L		 732008-01-13 H.J. Lu <hongjiu.lu@intel.com>
74
75 * i386-opc.h (Byte): Fix a typo.
76
7d5e4556
L		 772008-01-12 H.J. Lu <hongjiu.lu@intel.com>
78
79 PR gas/5534
80 * i386-gen.c (operand_type_init): Add Dword to
81 OPERAND_TYPE_ACC32. Add Qword to OPERAND_TYPE_ACC64.
82 (opcode_modifiers): Remove CheckSize, Byte, Word, Dword,
83 Qword and Xmmword.
84 (operand_types): Add Byte, Word, Dword, Fword, Qword, Tbyte,
85 Xmmword, Unspecified and Anysize.
86 (set_bitfield): Make Mmword an alias of Qword. Make Oword
87 an alias of Xmmword.
88
89 * i386-opc.h (CheckSize): Removed.
90 (Byte): Updated.
91 (Word): Likewise.
92 (Dword): Likewise.
93 (Qword): Likewise.
94 (Xmmword): Likewise.
95 (FWait): Updated.
96 (OTMax): Likewise.
97 (i386_opcode_modifier): Remove checksize, byte, word, dword,
98 qword and xmmword.
99 (Fword): New.
100 (TBYTE): Likewise.
101 (Unspecified): Likewise.
102 (Anysize): Likewise.
103 (i386_operand_type): Add byte, word, dword, fword, qword,
104 tbyte xmmword, unspecified and anysize.
105
106 * i386-opc.tbl: Updated to use Byte, Word, Dword, Fword, Qword,
107 Tbyte, Xmmword, Unspecified and Anysize.
108
109 * i386-reg.tbl: Add size for accumulator.
110
111 * i386-init.h: Regenerated.
112 * i386-tbl.h: Likewise.
113
b5b1fc4f
L		 1142008-01-10 H.J. Lu <hongjiu.lu@intel.com>
115
116 * i386-dis.c (REG_0F0E): Renamed to REG_0F0D.
117 (REG_0F18): Updated.
118 (reg_table): Updated.
119 (dis386_twobyte): Updated. Use "nopQ" on 0x19 to 0x1e.
120 (twobyte_has_modrm): Set 1 for 0x19 to 0x1e.
121
50e8458f
L		 1222008-01-08 H.J. Lu <hongjiu.lu@intel.com>
123
124 * i386-gen.c (set_bitfield): Use fail () on error.
125
3d4d5afa
L		 1262008-01-08 H.J. Lu <hongjiu.lu@intel.com>
127
128 * i386-gen.c (lineno): New.
129 (filename): Likewise.
130 (set_bitfield): Report filename and line numer on error.
131 (process_i386_opcodes): Set filename and update lineno.
132 (process_i386_registers): Likewise.
133
e1d4d893
L		 1342008-01-05 H.J. Lu <hongjiu.lu@intel.com>
135
136 * i386-gen.c (opcode_modifiers): Rename IntelMnemonic to
137 ATTSyntax.
138
139 * i386-opc.h (IntelMnemonic): Renamed to ..
140 (ATTSyntax): This
141 (Opcode_Modifier_Max): Updated.
142 (i386_opcode_modifier): Remove intelmnemonic. Add attsyntax
143 and intelsyntax.
144
145 * i386-opc.tbl: Remove IntelMnemonic and update with ATTSyntax
146 on fsub, fubp, fsubr, fsubrp, div, fdivp, fdivr and fdivrp.
147 * i386-tbl.h: Regenerated.
148
6f143e4d
L		 1492008-01-04 H.J. Lu <hongjiu.lu@intel.com>
150
151 * i386-gen.c: Update copyright to 2008.
152 * i386-opc.h: Likewise.
153 * i386-opc.tbl: Likewise.
154
155 * i386-init.h: Regenerated.
156 * i386-tbl.h: Likewise.
157
c6add537
L		 1582008-01-04 H.J. Lu <hongjiu.lu@intel.com>
159
160 * i386-opc.tbl: Add NoRex64 to extractps, movmskpd, movmskps,
161 pextrb, pextrw, pinsrb, pinsrw and pmovmskb.
162 * i386-tbl.h: Regenerated.
163
3629bb00
L		 1642008-01-03 H.J. Lu <hongjiu.lu@intel.com>
165
166 * i386-gen.c (cpu_flag_init): Remove CpuSSE4_1_Or_5 and
167 CpuSSE4_2_Or_ABM.
168 (cpu_flags): Likewise.
169
170 * i386-opc.h (CpuSSE4_1_Or_5): Removed.
171 (CpuSSE4_2_Or_ABM): Likewise.
172 (CpuLM): Updated.
173 (i386_cpu_flags): Remove cpusse4_1_or_5 and cpusse4_2_or_abm.
174
175 * i386-opc.tbl: Replace CpuSSE4_1_Or_5, CpuSSE4_2_Or_ABM and
176 Cpu686|CpuPadLock with CpuSSE4_1|CpuSSE5, CpuABM|CpuSSE4_2
177 and CpuPadLock, respectively.
178 * i386-init.h: Regenerated.
179 * i386-tbl.h: Likewise.
180
24995bd6
L		 1812008-01-03 H.J. Lu <hongjiu.lu@intel.com>
182
183 * i386-gen.c (opcode_modifiers): Remove No_xSuf.
184
185 * i386-opc.h (No_xSuf): Removed.
186 (CheckSize): Updated.
187
188 * i386-tbl.h: Regenerated.
189
e0329a22
L		 1902008-01-02 H.J. Lu <hongjiu.lu@intel.com>
191
192 * i386-gen.c (cpu_flag_init): Add CpuSSE4_2_Or_ABM to
193 CPU_AMDFAM10_FLAGS, CPU_SSE4_2_FLAGS, CpuABM and
194 CPU_SSE5_FLAGS.
195 (cpu_flags): Add CpuSSE4_2_Or_ABM.
196
197 * i386-opc.h (CpuSSE4_2_Or_ABM): New.
198 (CpuLM): Updated.
199 (i386_cpu_flags): Add cpusse4_2_or_abm.
200
201 * i386-opc.tbl: Use CpuSSE4_2_Or_ABM instead of
202 CpuABM|CpuSSE4_2 on popcnt.
203 * i386-init.h: Regenerated.
204 * i386-tbl.h: Likewise.
205
f2a9c676
L		 2062008-01-02 H.J. Lu <hongjiu.lu@intel.com>
207
208 * i386-opc.h: Update comments.
209
d978b5be
L		 2102008-01-02 H.J. Lu <hongjiu.lu@intel.com>
211
212 * i386-gen.c (opcode_modifiers): Use Qword instead of QWord.
213 * i386-opc.h: Likewise.
214 * i386-opc.tbl: Likewise.
215
582d5edd
L		 2162008-01-02 H.J. Lu <hongjiu.lu@intel.com>
217
218 PR gas/5534
219 * i386-gen.c (opcode_modifiers): Add No_xSuf, CheckSize,
220 Byte, Word, Dword, QWord and Xmmword.
221
222 * i386-opc.h (No_xSuf): New.
223 (CheckSize): Likewise.
224 (Byte): Likewise.
225 (Word): Likewise.
226 (Dword): Likewise.
227 (QWord): Likewise.
228 (Xmmword): Likewise.
229 (FWait): Updated.
230 (i386_opcode_modifier): Add No_xSuf, CheckSize, Byte, Word,
231 Dword, QWord and Xmmword.
232
233 * i386-opc.tbl: Add CheckSize|QWord to movq if IgnoreSize is
234 used.
235 * i386-tbl.h: Regenerated.
236
3fe15143
MK		 2372008-01-02 Mark Kettenis <kettenis@gnu.org>
238
239 * m88k-dis.c (instructions): Fix fcvt.* instructions.
240 From Miod Vallat.
241
6c7ac64e 242For older changes see ChangeLog-2007
252b5132
RH		 243\f
244Local Variables:
2f6d2f85
NC		 245mode: change-log
246left-margin: 8
247fill-column: 74
252b5132
RH		 248version-control: never
249End:
GDB Binutils - Deliverables
This page took 0.392419 seconds and 4 git commands to generate.