Add support for 64-bit ARM architecture: AArch64
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
a06ea964
NC
12012-08-13 Ian Bolton <ian.bolton@arm.com>
2 Laurent Desnogues <laurent.desnogues@arm.com>
3 Jim MacArthur <jim.macarthur@arm.com>
4 Marcus Shawcroft <marcus.shawcroft@arm.com>
5 Nigel Stephens <nigel.stephens@arm.com>
6 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
7 Richard Earnshaw <rearnsha@arm.com>
8 Sofiane Naci <sofiane.naci@arm.com>
9 Tejas Belagod <tejas.belagod@arm.com>
10 Yufeng Zhang <yufeng.zhang@arm.com>
11
12 * Makefile.am: Add AArch64.
13 * Makefile.in: Regenerate.
14 * aarch64-asm.c: New file.
15 * aarch64-asm.h: New file.
16 * aarch64-dis.c: New file.
17 * aarch64-dis.h: New file.
18 * aarch64-gen.c: New file.
19 * aarch64-opc.c: New file.
20 * aarch64-opc.h: New file.
21 * aarch64-tbl.h: New file.
22 * configure.in: Add AArch64.
23 * configure: Regenerate.
24 * disassemble.c: Add AArch64.
25 * aarch64-asm-2.c: New file (automatically generated).
26 * aarch64-dis-2.c: New file (automatically generated).
27 * aarch64-opc-2.c: New file (automatically generated).
28 * po/POTFILES.in: Regenerate.
29
35d0a169
MR
302012-08-13 Maciej W. Rozycki <macro@codesourcery.com>
31
32 * micromips-opc.c (micromips_opcodes): Update comment.
33 * mips-opc.c (mips_builtin_opcodes): Likewise. Mark coprocessor
34 instructions for IOCT as appropriate.
35 * mips-dis.c (print_insn_mips): Replace OPCODE_IS_MEMBER with
36 opcode_is_member.
37 * configure.in: Substitute NO_WMISSING_FIELD_INITIALIZERS with
38 the result of a check for the -Wno-missing-field-initializers
39 GCC option.
40 * Makefile.am (NO_WMISSING_FIELD_INITIALIZERS): New variable.
41 (mips-opc.lo): Pass $(NO_WMISSING_FIELD_INITIALIZERS) to
42 compilation.
43 (mips16-opc.lo): Likewise.
44 (micromips-opc.lo): Likewise.
45 * aclocal.m4: Regenerate.
46 * configure: Regenerate.
47 * Makefile.in: Regenerate.
48
5c5acbbd
L
492012-08-11 Saravanan Ekanathan <saravanan.ekanathan@amd.com>
50
51 PR gas/14423
52 * i386-gen.c (cpu_flag_init): Add CpuFMA in CPU_BDVER2_FLAGS.
53 * i386-init.h: Regenerated.
54
3c892704
NC
552012-08-09 Nick Clifton <nickc@redhat.com>
56
57 * po/vi.po: Updated Vietnamese translation.
58
d7189fa5
RM
592012-08-07 Roland McGrath <mcgrathr@google.com>
60
61 * i386-dis.c (reg_table): Fill out REG_0F0D table with
62 AMD-reserved cases as "prefetch".
63 (MOD_0F18_REG_4, MOD_0F18_REG_5): New enum constants.
64 (MOD_0F18_REG_6, MOD_0F18_REG_7): Likewise.
65 (reg_table): Use those under REG_0F18.
66 (mod_table): Add those cases as "nop/reserved".
67
4c692bc7
JB
682012-08-07 Jan Beulich <jbeulich@suse.com>
69
70 * i386-opc.tbl: Remove "FIXME" comments from SVME instructions.
71
de882298
RM
722012-08-06 Roland McGrath <mcgrathr@google.com>
73
74 * i386-dis.c (print_insn): Print spaces between multiple excess
75 prefixes. Return actual number of excess prefixes consumed,
76 not always one.
77
78 * i386-dis.c (OP_REG): Ignore REX_B for segment register cases.
79
7bb15c6f
RM
802012-08-06 Roland McGrath <mcgrathr@google.com>
81 Victor Khimenko <khim@google.com>
82 H.J. Lu <hongjiu.lu@intel.com>
83
84 * i386-dis.c (OP_sI): In b_T_mode and v_mode, REX_W trumps DFLAG.
85 (putop): For 'T', 'U', and 'V', treat REX_W like DFLAG.
86 (intel_operand_size): For stack_v_mode, treat REX_W like DFLAG.
87 (OP_E_register): Likewise.
88 (OP_REG): For low 8 whole registers, treat REX_W like DFLAG.
89
3843081d
JBG
902012-08-02 Jan-Benedict Glaw <jbglaw@lug-owl.de>
91
92 * configure.in: Formatting.
93 * configure: Regenerate.
94
48891606
AM
952012-08-01 Alan Modra <amodra@gmail.com>
96
97 * h8300-dis.c: Fix printf arg warnings.
98 * i960-dis.c: Likewise.
99 * mips-dis.c: Likewise.
100 * pdp11-dis.c: Likewise.
101 * sh-dis.c: Likewise.
102 * v850-dis.c: Likewise.
103 * configure.in: Formatting.
104 * configure: Regenerate.
105 * rl78-decode.c: Regenerate.
106 * po/POTFILES.in: Regenerate.
107
03f66e8a
MR
1082012-07-31 Chao-Ying Fu <fu@mips.com>
109 Catherine Moore <clm@codesourcery.com>
110 Maciej W. Rozycki <macro@codesourcery.com>
111
112 * micromips-opc.c (WR_a, RD_a, MOD_a): New macros.
113 (DSP_VOLA): Likewise.
114 (D32, D33): Likewise.
115 (micromips_opcodes): Add DSP ASE instructions.
48891606 116 * mips-dis.c (print_insn_micromips) <'2', '3'>: New cases.
03f66e8a
MR
117 <'4', '5', '6', '7', '8', '0', '^', '@'>: Likewise.
118
94948e64
JB
1192012-07-31 Jan Beulich <jbeulich@suse.com>
120
121 * i386-opc.tbl (vmovntdqa): Move up into 256-bit integer AVX2
122 instruction group. Mark as requiring AVX2.
123 * i386-tbl.h: Re-generate.
124
a6dc81d2
NC
1252012-07-30 Nick Clifton <nickc@redhat.com>
126
127 * po/opcodes.pot: Updated template.
128 * po/es.po: Updated Spanish translation.
129 * po/fi.po: Updated Finnish translation.
130
c4dd807e
MF
1312012-07-27 Mike Frysinger <vapier@gentoo.org>
132
133 * configure.in (BFD_VERSION): Run bfd/configure --version and
134 parse the output of that.
135 * configure: Regenerate.
136
03edbe3b
JL
1372012-07-25 James Lemke <jwlemke@codesourcery.com>
138
139 * ppc-opc.c (powerpc_opcodes): Add/remove PPCVLE for some 32-bit insns.
140
63d08c68
NC
1412012-07-24 Stephan McCamant <smcc@cs.berkeley.edu>
142 Dr David Alan Gilbert <dave@treblig.org>
d908c8af
NC
143
144 PR binutils/13135
145 * arm-dis.c: Add necessary casts for printing integer values.
146 Use %s when printing string values.
147 * hppa-dis.c: Likewise.
148 * m68k-dis.c: Likewise.
149 * microblaze-dis.c: Likewise.
150 * mips-dis.c: Likewise.
151 * sparc-dis.c: Likewise.
152
ff688e1f
L
1532012-07-19 Michael Zolotukhin <michael.v.zolotukhin@intel.com>
154
155 PR binutils/14355
156 * i386-dis.c (VEX_LEN_0FXOP_08_CC): New.
157 (VEX_LEN_0FXOP_08_CD): Likewise.
158 (VEX_LEN_0FXOP_08_CE): Likewise.
159 (VEX_LEN_0FXOP_08_CF): Likewise.
160 (VEX_LEN_0FXOP_08_EC): Likewise.
161 (VEX_LEN_0FXOP_08_ED): Likewise.
162 (VEX_LEN_0FXOP_08_EE): Likewise.
163 (VEX_LEN_0FXOP_08_EF): Likewise.
164 (xop_table): Fix entries for vpcomb, vpcomw, vpcomd, vpcomq,
165 vpcomub, vpcomuw, vpcomud, vpcomuq.
166 (vex_len_table): Add entries for VEX_LEN_0FXOP_08_CC,
167 VEX_LEN_0FXOP_08_CD, VEX_LEN_0FXOP_08_CE, VEX_LEN_0FXOP_08_CF,
168 VEX_LEN_0FXOP_08_EC, VEX_LEN_0FXOP_08_ED, VEX_LEN_0FXOP_08_EE,
169 VEX_LEN_0FXOP_08_EF.
170
e2e1fcde
L
1712012-07-16 Michael Zolotukhin <michael.v.zolotukhin@intel.com>
172
173 * i386-dis.c (PREFIX_0F38F6): New.
174 (prefix_table): Add adcx, adox instructions.
175 (three_byte_table): Use PREFIX_0F38F6.
176 (mod_table): Add rdseed instruction.
177 * i386-gen.c (cpu_flag_init): Add CpuADX, CpuRDSEED, CpuPRFCHW.
178 (cpu_flags): Likewise.
179 * i386-opc.h: Add CpuADX, CpuRDSEED, CpuPRFCHW.
180 (i386_cpu_flags): Add fields cpurdseed, cpuadx, cpuprfchw.
181 * i386-opc.tbl: Add instrcutions adcx, adox, rdseed. Extend
182 prefetchw.
183 * i386-tbl.h: Regenerate.
184 * i386-init.h: Likewise.
185
8b99bf0b
TS
1862012-07-05 Thomas Schwinge <thomas@codesourcery.com>
187
f4263ca2 188 * mips-dis.c: Remove gratuitous newline.
8b99bf0b 189
416cf80a
SK
1902012-07-05 Sean Keys <skeys@ipdatasys.com>
191
192 * xgate-dis.c: Removed an IF statement that will
193 always be false due to overlapping operand masks.
194 * xgate-opc.c: Corrected 'com' opcode entry and
195 fixed spacing.
196
9fa0f14a
RM
1972012-07-02 Roland McGrath <mcgrathr@google.com>
198
199 * i386-opc.tbl: Add RepPrefixOk to nop.
200 * i386-tbl.h: Regenerate.
201
4c6a93d3
NC
2022012-06-28 Nick Clifton <nickc@redhat.com>
203
204 * po/vi.po: Updated Vietnamese translation.
205
29c048b6
RM
2062012-06-22 Roland McGrath <mcgrathr@google.com>
207
fe13e45b
RM
208 * i386-opc.tbl: Add RepPrefixOk to ret.
209 * i386-tbl.h: Regenerate.
210
29c048b6
RM
211 * i386-opc.h (RepPrefixOk): New enum constant.
212 (i386_opcode_modifier): New bitfield 'repprefixok'.
213 * i386-gen.c (opcode_modifiers): Add RepPrefixOk.
214 * i386-opc.tbl: Add RepPrefixOk to bsf, bsr, and to all
215 instructions that have IsString.
216 * i386-tbl.h: Regenerate.
217
c7a8dbf9
AS
2182012-06-11 Andreas Schwab <schwab@linux-m68k.org>
219
220 * ppc-opc.c (lvsl, lvebx, isellt, icbt, ldepx, lwepx, lvsr, lvehx)
221 (iselgt, lvewx, iseleq, isel, dcbst, dcbstep, dcbfl, dcbf, lbepx)
222 (lvx, dcbfep, dcbtstls, stvebx, dcbtstlse, stdepx, stwepx, dcbtls)
223 (stvehx, dcbtlse, stvewx, stbepx, icblc, stvx, dcbtstt, dcbtst)
224 (dcbtst, dcbtstep, dcbtt, dcbt, dcbt, lhepx, eciwx, dcbtep)
225 (dcread, lxvdsx, lvxl, dcblc, sthepx, ecowx, dcbi, dcread, icbtls)
226 (stvxl, lxsdx, lfdepx, stxsdx, stfdepx, dcba, dcbal, lxvw4x)
227 (tlbivax, lfdpx, lxvd2x, tlbsrx., stxvw4x, tlbsx, tlbsx., stfdpx)
228 (stfqx, stxvd2x, icbi, icbiep, icread, dcbzep): Change RA to RA0.
229
94caa966
AM
2302012-05-19 Alan Modra <amodra@gmail.com>
231
232 * ppc-dis.c: Don't include elf32-ppc.h, do include elf/ppc.h.
233 (get_powerpc_dialect): Detect VLE sections from ELF sh_flags.
234
5eb3690e
AM
2352012-05-18 Alan Modra <amodra@gmail.com>
236
71fe7bab
AM
237 * ia64-opc.c: Remove #include "ansidecl.h".
238 * z8kgen.c: Include sysdep.h first.
239
5eb3690e
AM
240 * arc-dis.c: Include sysdep.h first, remove some redundant includes.
241 * bfin-dis.c: Likewise.
242 * i860-dis.c: Likewise.
243 * ia64-dis.c: Likewise.
244 * ia64-gen.c: Likewise.
245 * m68hc11-dis.c: Likewise.
246 * mmix-dis.c: Likewise.
247 * msp430-dis.c: Likewise.
248 * or32-dis.c: Likewise.
249 * rl78-dis.c: Likewise.
250 * rx-dis.c: Likewise.
251 * tic4x-dis.c: Likewise.
252 * tilegx-opc.c: Likewise.
253 * tilepro-opc.c: Likewise.
254 * rx-decode.c: Regenerate.
255
a4ebc835
AM
2562012-05-17 James Lemke <jwlemke@codesourcery.com>
257
258 * ppc-opc.c (powerpc_macros): Add entries for e_extlwi to e_clrlslwi.
259
98c76446
AM
2602012-05-17 James Lemke <jwlemke@codesourcery.com>
261
262 * ppc-opc.c (extract_sprg): Use ALLOW8_SPRG to include VLE.
263
df7b86aa
NC
2642012-05-17 Daniel Richard G. <skunk@iskunk.org>
265 Nick Clifton <nickc@redhat.com>
266
267 PR 14072
268 * configure.in: Add check that sysdep.h has been included before
269 any system header files.
270 * configure: Regenerate.
271 * config.in: Regenerate.
272 * sysdep.h: Generate an error if included before config.h.
273 * alpha-opc.c: Include sysdep.h before any other header file.
274 * alpha-dis.c: Likewise.
275 * avr-dis.c: Likewise.
276 * cgen-opc.c: Likewise.
277 * cr16-dis.c: Likewise.
278 * cris-dis.c: Likewise.
279 * crx-dis.c: Likewise.
280 * d10v-dis.c: Likewise.
281 * d10v-opc.c: Likewise.
282 * d30v-dis.c: Likewise.
283 * d30v-opc.c: Likewise.
284 * h8500-dis.c: Likewise.
285 * i370-dis.c: Likewise.
286 * i370-opc.c: Likewise.
287 * m10200-dis.c: Likewise.
288 * m10300-dis.c: Likewise.
289 * micromips-opc.c: Likewise.
290 * mips-opc.c: Likewise.
291 * mips61-opc.c: Likewise.
292 * moxie-dis.c: Likewise.
293 * or32-opc.c: Likewise.
294 * pj-dis.c: Likewise.
295 * ppc-dis.c: Likewise.
296 * ppc-opc.c: Likewise.
297 * s390-dis.c: Likewise.
298 * sh-dis.c: Likewise.
299 * sh64-dis.c: Likewise.
300 * sparc-dis.c: Likewise.
301 * sparc-opc.c: Likewise.
302 * spu-dis.c: Likewise.
303 * tic30-dis.c: Likewise.
304 * tic54x-dis.c: Likewise.
305 * tic80-dis.c: Likewise.
306 * tic80-opc.c: Likewise.
307 * tilegx-dis.c: Likewise.
308 * tilepro-dis.c: Likewise.
309 * v850-dis.c: Likewise.
310 * v850-opc.c: Likewise.
311 * vax-dis.c: Likewise.
312 * w65-dis.c: Likewise.
313 * xgate-dis.c: Likewise.
314 * xtensa-dis.c: Likewise.
315 * rl78-decode.opc: Likewise.
316 * rl78-decode.c: Regenerate.
317 * rx-decode.opc: Likewise.
318 * rx-decode.c: Regenerate.
319
e1dad58d
AM
3202012-05-17 Alan Modra <amodra@gmail.com>
321
322 * ppc_dis.c: Don't include elf/ppc.h.
323
101af531
NC
3242012-05-16 Meador Inge <meadori@codesourcery.com>
325
326 * arm-dis.c (arm_opcodes): Don't disassemble STMFD/LDMIA sp!, {reg}
327 to PUSH/POP {reg}.
328
6927f982
NC
3292012-05-15 James Murray <jsm@jsm-net.demon.co.uk>
330 Stephane Carrez <stcarrez@nerim.fr>
331
332 * configure.in: Add S12X and XGATE co-processor support to m68hc11
333 target.
334 * disassemble.c: Likewise.
335 * configure: Regenerate.
336 * m68hc11-dis.c: Make objdump output more consistent, use hex
337 instead of decimal and use 0x prefix for hex.
338 * m68hc11-opc.c: Add S12X and XGATE opcodes.
339
b9c361e0
JL
3402012-05-14 James Lemke <jwlemke@codesourcery.com>
341
342 * ppc-dis.c (get_powerpc_dialect): Use is_ppc_vle.
343 (PPC_OPCD_SEGS, VLE_OPCD_SEGS): New defines.
344 (vle_opcd_indices): New array.
345 (lookup_vle): New function.
346 (disassemble_init_powerpc): Revise for second (VLE) opcode table.
347 (print_insn_powerpc): Likewise.
348 * ppc-opc.c: Likewise.
349
3502012-05-14 Catherine Moore <clm@codesourcery.com>
351 Maciej W. Rozycki <macro@codesourcery.com>
352 Rhonda Wittels <rhonda@codesourcery.com>
353 Nathan Froyd <froydnj@codesourcery.com>
354
355 * ppc-opc.c (insert_arx, extract_arx): New functions.
356 (insert_ary, extract_ary): New functions.
357 (insert_li20, extract_li20): New functions.
358 (insert_rx, extract_rx): New functions.
359 (insert_ry, extract_ry): New functions.
360 (insert_sci8, extract_sci8): New functions.
361 (insert_sci8n, extract_sci8n): New functions.
362 (insert_sd4h, extract_sd4h): New functions.
363 (insert_sd4w, extract_sd4w): New functions.
364 (insert_vlesi, extract_vlesi): New functions.
365 (insert_vlensi, extract_vlensi): New functions.
366 (insert_vleui, extract_vleui): New functions.
367 (insert_vleil, extract_vleil): New functions.
368 (BI_MASK, BB_MASK, BT): Use PPC_OPERAND_CR_BIT.
369 (BI16, BI32, BO32, B8): New.
370 (B15, B24, CRD32, CRS): New.
371 (CRD, OBF, BFA, CR, CRFS): Use PPC_OPERAND_CR_REG.
372 (DB, IMM20, RD, Rx, ARX, RY, RZ): New.
373 (ARY, SCLSCI8, SCLSCI8N, SE_SD, SE_SDH): New.
374 (SH6_MASK): Use PPC_OPSHIFT_INV.
375 (SI8, UI5, OIMM5, UI7, BO16): New.
376 (VLESIMM, VLENSIMM, VLEUIMM, VLEUIMML): New.
377 (XT6, XA6, XB6, XB6S, XC6): Use PPC_OPSHIFT_INV.
378 (ALLOW8_SPRG): New.
379 (insert_sprg, extract_sprg): Check ALLOW8_SPRG.
380 (OPVUP, OPVUP_MASK OPVUP): New
381 (BD8, BD8_MASK, BD8IO, BD8IO_MASK): New.
382 (EBD8IO, EBD8IO1_MASK, EBD8IO2_MASK, EBD8IO3_MASK): New.
383 (BD15, BD15_MASK, EBD15, EBD15_MASK, EBD15BI, EBD15BI_MASK): New.
384 (BD24,BD24_MASK, C_LK, C_LK_MASK, C, C_MASK): New.
385 (IA16, IA16_MASK, I16A, I16A_MASK, I16L, I16L_MASK): New.
386 (IM7, IM7_MASK, LI20, LI20_MASK, SCI8, SCI8_MASK): New.
387 (SCI8BF, SCI8BF_MASK, SD4, SD4_MASK): New.
388 (SE_IM5, SE_IM5_MASK): New.
389 (SE_R, SE_R_MASK, SE_RR, SE_RR_MASK): New.
390 (EX, EX_MASK, BO16F, BO16T, BO32F, BO32T): New.
391 (BO32DNZ, BO32DZ): New.
392 (NO371, PPCSPE, PPCISEL, PPCEFS, MULHW): Include PPC_OPCODE_VLE.
393 (PPCVLE): New.
394 (powerpc_opcodes): Add new VLE instructions. Update existing
395 instruction to include PPCVLE if supported.
396 * ppc-dis.c (ppc_opts): Add vle entry.
397 (get_powerpc_dialect): New function.
398 (powerpc_init_dialect): VLE support.
399 (print_insn_big_powerpc): Call get_powerpc_dialect.
400 (print_insn_little_powerpc): Likewise.
401 (operand_value_powerpc): Handle negative shift counts.
402 (print_insn_powerpc): Handle 2-byte instruction lengths.
403
208a4923
NC
4042012-05-11 Daniel Richard G. <skunk@iskunk.org>
405
406 PR binutils/14028
407 * configure.in: Invoke ACX_HEADER_STRING.
408 * configure: Regenerate.
409 * config.in: Regenerate.
410 * sysdep.h: If STRINGS_WITH_STRING is defined then include both
411 string.h and strings.h.
412
6750a3a7
NC
4132012-05-11 Nick Clifton <nickc@redhat.com>
414
415 PR binutils/14006
416 * arm-dis.c (print_insn): Fix detection of instruction mode in
417 files containing multiple executable sections.
418
f6c1a2d5
NC
4192012-05-03 Sean Keys <skeys@ipdatasys.com>
420
421 * Makefile.in, configure: regenerate
422 * disassemble.c (disassembler): Recognize ARCH_XGATE.
423 * xgate-dis.c (read_memory, print_insn, print_insn_xgate):
424 New functions.
425 * configure.in: Recognize xgate.
426 * xgate-dis.c, xgate-opc.c: New files for support of xgate
427 * Makefile.am (CFILES, ALL_MACHINES): New files for disassembly
428 and opcode generation for xgate.
429
78e98aab
DD
4302012-04-30 DJ Delorie <dj@redhat.com>
431
432 * rx-decode.opc (MOV): Do not sign-extend immediates which are
433 already the maximum bit size.
434 * rx-decode.c: Regenerate.
435
ec668d69
DM
4362012-04-27 David S. Miller <davem@davemloft.net>
437
2e52845b
DM
438 * sparc-dis.c (v9a_asr_reg_names): Add 'cfr'.
439 * sparc-opc.c (sparc_opcodes): Add rd/wr cases for %cfr.
440
58004e23
DM
441 * sparc-opc.c (sparc_opcodes): Add 'wr X, %pause' and 'pause'.
442 * sparc-dis.c (v9a_asr_reg_names): Add 'pause'.
443
698544e1
DM
444 * sparc-opc.c (CBCOND): New define.
445 (CBCOND_XCC): Likewise.
446 (cbcond): New helper macro.
447 (sparc_opcodes): Add compare-and-branch instructions.
448
6cda1326
DM
449 * sparc-dis.c (print_insn_sparc): Handle ')'.
450 * sparc-opc.c (sparc_opcodes): Add crypto instructions.
451
ec668d69
DM
452 * sparc-opc.c (sparc_opcodes): Rework table to put HWCAP values
453 into new struct sparc_opcode 'hwcaps' field instead of 'flags'.
454
2615994e
DM
4552012-04-12 David S. Miller <davem@davemloft.net>
456
457 * sparc-dis.c (X_DISP10): Define.
458 (print_insn_sparc): Handle '='.
459
5de10af0
MF
4602012-04-01 Mike Frysinger <vapier@gentoo.org>
461
462 * bfin-dis.c (fmtconst): Replace decimal handling with a single
463 sprintf call and the '*' field width.
464
55a36193
MK
4652012-03-23 Maxim Kuvyrkov <maxim@codesourcery.com>
466
467 * mips-dis.c (mips_arch_choices): Add entry for Broadcom XLP.
468
d6688282
AM
4692012-03-16 Alan Modra <amodra@gmail.com>
470
471 * ppc-dis.c (PPC_OPC_SEGS, PPC_OP_TO_SEG): Delete.
472 (powerpc_opcd_indices): Bump array size.
473 (disassemble_init_powerpc): Set powerpc_opcd_indices entries
474 corresponding to unused opcodes to following entry.
475 (lookup_powerpc): New function, extracted and optimised from..
476 (print_insn_powerpc): ..here.
477
b240011a
AM
4782012-03-15 Alan Modra <amodra@gmail.com>
479 James Lemke <jwlemke@codesourcery.com>
480
481 * disassemble.c (disassemble_init_for_target): Handle ppc init.
482 * ppc-dis.c (private): New var.
483 (powerpc_init_dialect): Don't return calloc failure, instead use
484 private.
485 (PPC_OPCD_SEGS, PPC_OP_TO_SEG): Define.
486 (powerpc_opcd_indices): New array.
487 (disassemble_init_powerpc): New function.
488 (print_insn_big_powerpc): Don't init dialect here.
489 (print_insn_little_powerpc): Likewise.
490 (print_insn_powerpc): Start search using powerpc_opcd_indices.
491
aea77599
AM
4922012-03-10 Edmar Wienskoski <edmar@freescale.com>
493
494 * ppc-dis.c (ppc_opts): Add entries for "e5500" and "e6500".
495 * ppc-opc.c (insert_ls, TMR, ESYNC, XSYNCLE_MASK): New.
496 (PPCVEC2, PPCTMR, E6500): New short names.
497 (powerpc_opcodes): Add vabsdub, vabsduh, vabsduw, dni, mvidsplt,
498 mviwsplt, icblq., mftmr, mttmr, dcblq., miso, lvexbx, lvexhx,
499 lvexwx, stvexbx, stvexhx, stvexwx, lvepx, lvepxl, stvepx, stvepxl,
500 lvtrx, lvtrxl, lvtlx, lvtlxl, stvfrx, stvfrxl, stvflx, stvflxl,
501 lvswx, lvswxl, stvswx, stvswxl, lvsm mnemonics. Accept LS, ESYNC
502 optional operands on sync instruction for E6500 target.
503
5333187a
AK
5042012-03-08 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
505
506 * s390-opc.txt: Set instruction type of pku to SS_L2RDRD.
507
a597d2d3
AM
5082012-02-27 Alan Modra <amodra@gmail.com>
509
510 * mt-dis.c: Regenerate.
511
3f26eb3a
AM
5122012-02-27 Alan Modra <amodra@gmail.com>
513
514 * v850-opc.c (extract_v8): Rearrange to make it obvious this
515 is the inverse of corresponding insert function.
516 (extract_d22, extract_u9, extract_r4): Likewise.
517 (extract_d9): Correct sign extension.
518 (extract_d16_15): Don't assume "long" is 32 bits, and don't
519 rely on implementation defined behaviour for shift right of
520 signed types.
521 (extract_d16_16, extract_d17_16, extract_i9): Likewise.
522 (extract_d23): Likewise, and correct mask.
523
1f42f8b3
AM
5242012-02-27 Alan Modra <amodra@gmail.com>
525
526 * crx-dis.c (print_arg): Mask constant to 32 bits.
527 * crx-opc.c (cst4_map): Use int array.
528
cdb06235
AM
5292012-02-27 Alan Modra <amodra@gmail.com>
530
531 * arc-dis.c (BITS): Don't use shifts to mask off bits.
532 (FIELDD): Sign extend with xor,sub.
533
6f7be959
WL
5342012-02-25 Walter Lee <walt@tilera.com>
535
536 * tilegx-opc.c: Handle TILEGX_OPC_LD4S_TLS and TILEGX_OPC_LD_TLS.
537 * tilepro-opc.c: Handle TILEPRO_OPC_LW_TLS and
538 TILEPRO_OPC_LW_TLS_SN.
539
82c2def5
L
5402012-02-21 H.J. Lu <hongjiu.lu@intel.com>
541
542 * i386-opc.h (HLEPrefixNone): New.
543 (HLEPrefixLock): Likewise.
544 (HLEPrefixAny): Likewise.
545 (HLEPrefixRelease): Likewise.
546
42164a71
L
5472012-02-08 H.J. Lu <hongjiu.lu@intel.com>
548
549 * i386-dis.c (HLE_Fixup1): New.
550 (HLE_Fixup2): Likewise.
551 (HLE_Fixup3): Likewise.
552 (Ebh1): Likewise.
553 (Evh1): Likewise.
554 (Ebh2): Likewise.
555 (Evh2): Likewise.
556 (Ebh3): Likewise.
557 (Evh3): Likewise.
558 (MOD_C6_REG_7): Likewise.
559 (MOD_C7_REG_7): Likewise.
560 (RM_C6_REG_7): Likewise.
561 (RM_C7_REG_7): Likewise.
562 (XACQUIRE_PREFIX): Likewise.
563 (XRELEASE_PREFIX): Likewise.
564 (dis386): Use Ebh1/Evh1 on add, adc, and, btc, btr, bts,
565 cmpxchg, dec, inc, neg, not, or, sbb, sub, xor and xadd. Use
566 Ebh2/Evh2 on xchg. Use Ebh3/Evh3 on mov.
567 (reg_table): Use Ebh1/Evh1 on add, adc, and, dec, inc, neg,
568 not, or, sbb, sub and xor. Use Ebh3/Evh3 on mov. Use
569 MOD_C6_REG_7 and MOD_C7_REG_7.
570 (mod_table): Add MOD_C6_REG_7 and MOD_C7_REG_7.
571 (rm_table): Add RM_C6_REG_7 and RM_C7_REG_7. Add xend and
572 xtest.
573 (prefix_name): Handle XACQUIRE_PREFIX and XRELEASE_PREFIX.
574 (CMPXCHG8B_Fixup): Handle HLE prefix on cmpxchg8b.
575
576 * i386-gen.c (cpu_flag_init): Add CPU_HLE_FLAGS and
577 CPU_RTM_FLAGS.
578 (cpu_flags): Add CpuHLE and CpuRTM.
579 (opcode_modifiers): Add HLEPrefixOk.
580
581 * i386-opc.h (CpuHLE): New.
582 (CpuRTM): Likewise.
583 (HLEPrefixOk): Likewise.
584 (i386_cpu_flags): Add cpuhle and cpurtm.
585 (i386_opcode_modifier): Add hleprefixok.
586
587 * i386-opc.tbl: Add HLEPrefixOk=3 to mov. Add HLEPrefixOk to
588 add, adc, and, btc, btr, bts, cmpxchg, dec, inc, neg, not, or,
589 sbb, sub, xor and xadd. Add HLEPrefixOk=2 to xchg with memory
590 operand. Add xacquire, xrelease, xabort, xbegin, xend and
591 xtest.
592 * i386-init.h: Regenerated.
593 * i386-tbl.h: Likewise.
594
21abe33a
DD
5952012-01-24 DJ Delorie <dj@redhat.com>
596
597 * rl78-decode.opc (rl78_decode_opcode): Add NOT1.
598 * rl78-decode.c: Regenerate.
599
e20cc039
AM
6002012-01-17 James Murray <jsm@jsm-net.demon.co.uk>
601
602 PR binutils/10173
603 * cr16-dis.c (print_arg): Test symtab_size not num_symbols.
604
e143d25c
AS
6052012-01-17 Andreas Schwab <schwab@linux-m68k.org>
606
607 * m68k-opc.c (m68k_opcodes): Fix entries for pmove with BADx/BACx
608 register and move them after pmove with PSR/PCSR register.
609
8729a6f6
L
6102012-01-13 H.J. Lu <hongjiu.lu@intel.com>
611
612 * i386-dis.c (mod_table): Add vmfunc.
613
614 * i386-gen.c (cpu_flag_init): Add CPU_VMFUNC_FLAGS.
615 (cpu_flags): CpuVMFUNC.
616
617 * i386-opc.h (CpuVMFUNC): New.
618 (i386_cpu_flags): Add cpuvmfunc.
619
620 * i386-opc.tbl: Add vmfunc.
621 * i386-init.h: Regenerated.
622 * i386-tbl.h: Likewise.
5011093d 623
23e1d329 624For older changes see ChangeLog-2011
252b5132
RH
625\f
626Local Variables:
2f6d2f85
NC
627mode: change-log
628left-margin: 8
629fill-column: 74
252b5132
RH
630version-control: never
631End:
This page took 0.665019 seconds and 4 git commands to generate.