2008-02-12 H.J. Lu <hongjiu.lu@intel.com>
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
f03fe4c1
L
12008-02-11 H.J. Lu <hongjiu.lu@intel.com>
2
3 * i386-gen.c (cpu_flag_init): Add CPU_XSAVE_FLAGS.
4 * i386-init.h: Updated.
5
475a2301
L
62008-02-11 H.J. Lu <hongjiu.lu@intel.com>
7
8 * i386-gen.c (cpu_flags): Add CpuXsave.
9
10 * i386-opc.h (CpuXsave): New.
11 (Cpu64): Updated.
12 (i386_cpu_flags): Add cpuxsave.
13
14 * i386-dis.c (MOD_0FAE_REG_4): New.
15 (RM_0F01_REG_2): Likewise.
16 (MOD_0FAE_REG_5): Updated.
17 (RM_0F01_REG_3): Likewise.
18 (reg_table): Use MOD_0FAE_REG_4.
19 (mod_table): Use RM_0F01_REG_2. Add MOD_0FAE_REG_4. Updated
20 for xrstor.
21 (rm_table): Add RM_0F01_REG_2.
22
23 * i386-opc.tbl: Add xsave, xrstor, xgetbv and xsetbv.
24 * i386-init.h: Regenerated.
25 * i386-tbl.h: Likewise.
26
595785c6 272008-02-11 Jan Beulich <jbeulich@novell.com>
041179fc 28
595785c6
JB
29 * i386-opc.tbl: Remove Disp32S from CpuNo64 opcodes. Remove
30 Disp16 from Cpu64 non-jump opcodes (including loop and j?cxz).
31 * i386-tbl.h: Re-generate.
32
bb8541b9
L
332008-02-04 H.J. Lu <hongjiu.lu@intel.com>
34
35 PR 5715
36 * configure: Regenerated.
37
57b592a3
AN
382008-02-04 Adam Nemet <anemet@caviumnetworks.com>
39
40 * mips-dis.c: Update copyright.
41 (mips_arch_choices): Add Octeon.
42 * mips-opc.c: Update copyright.
43 (IOCT): New macro.
44 (mips_builtin_opcodes): Add Octeon instruction synciobdma.
45
930bb4cf
AM
462008-01-29 Alan Modra <amodra@bigpond.net.au>
47
48 * ppc-opc.c: Support optional L form mtmsr.
49
82c18208
L
502008-01-24 H.J. Lu <hongjiu.lu@intel.com>
51
52 * i386-dis.c (OP_E_extended): Handle r12 like rsp.
53
599121aa
L
542008-01-23 H.J. Lu <hongjiu.lu@intel.com>
55
56 * i386-gen.c (cpu_flag_init): Add CpuLM to CPU_GENERIC64_FLAGS.
57 * i386-init.h: Regenerated.
58
80098f51
TG
592008-01-23 Tristan Gingold <gingold@adacore.com>
60
61 * ia64-dis.c (print_insn_ia64): Display symbolic name of ar.fcr,
62 ar.eflag, ar.csd, ar.ssd, ar.cflg, ar.fsr, ar.fir and ar.fdr.
63
115c7c25
L
642008-01-22 H.J. Lu <hongjiu.lu@intel.com>
65
66 * i386-gen.c (cpu_flag_init): Remove CpuMMX2.
67 (cpu_flags): Likewise.
68
69 * i386-opc.h (CpuMMX2): Removed.
70 (CpuSSE): Updated.
71
72 * i386-opc.tbl: Replace CpuMMX2 with CpuSSE|Cpu3dnowA.
73 * i386-init.h: Regenerated.
74 * i386-tbl.h: Likewise.
75
6305a203
L
762008-01-22 H.J. Lu <hongjiu.lu@intel.com>
77
78 * i386-gen.c (cpu_flag_init): Add CPU_VMX_FLAGS and
79 CPU_SMX_FLAGS.
80 * i386-init.h: Regenerated.
81
fd07a1c8
L
822008-01-15 H.J. Lu <hongjiu.lu@intel.com>
83
84 * i386-opc.tbl: Use Qword on movddup.
85 * i386-tbl.h: Regenerated.
86
321fd21e
L
872008-01-15 H.J. Lu <hongjiu.lu@intel.com>
88
89 * i386-opc.tbl: Put back 16bit movsx/movzx for AT&T syntax.
90 * i386-tbl.h: Regenerated.
91
4ee52178
L
922008-01-15 H.J. Lu <hongjiu.lu@intel.com>
93
94 * i386-dis.c (Mx): New.
95 (PREFIX_0FC3): Likewise.
96 (PREFIX_0FC7_REG_6): Updated.
97 (dis386_twobyte): Use PREFIX_0FC3.
98 (prefix_table): Add PREFIX_0FC3. Use Mq on movntq and movntsd.
99 Use Mx on movntps, movntpd, movntdq and movntdqa. Use Md on
100 movntss.
101
5c07affc
L
1022008-01-14 H.J. Lu <hongjiu.lu@intel.com>
103
104 * i386-gen.c (opcode_modifiers): Add IntelSyntax.
105 (operand_types): Add Mem.
106
107 * i386-opc.h (IntelSyntax): New.
108 * i386-opc.h (Mem): New.
109 (Byte): Updated.
110 (Opcode_Modifier_Max): Updated.
111 (i386_opcode_modifier): Add intelsyntax.
112 (i386_operand_type): Add mem.
113
114 * i386-opc.tbl: Remove Reg16 from movnti. Add sizes to more
115 instructions.
116
117 * i386-reg.tbl: Add size for accumulator.
118
119 * i386-init.h: Regenerated.
120 * i386-tbl.h: Likewise.
121
0d6a2f58
L
1222008-01-13 H.J. Lu <hongjiu.lu@intel.com>
123
124 * i386-opc.h (Byte): Fix a typo.
125
7d5e4556
L
1262008-01-12 H.J. Lu <hongjiu.lu@intel.com>
127
128 PR gas/5534
129 * i386-gen.c (operand_type_init): Add Dword to
130 OPERAND_TYPE_ACC32. Add Qword to OPERAND_TYPE_ACC64.
131 (opcode_modifiers): Remove CheckSize, Byte, Word, Dword,
132 Qword and Xmmword.
133 (operand_types): Add Byte, Word, Dword, Fword, Qword, Tbyte,
134 Xmmword, Unspecified and Anysize.
135 (set_bitfield): Make Mmword an alias of Qword. Make Oword
136 an alias of Xmmword.
137
138 * i386-opc.h (CheckSize): Removed.
139 (Byte): Updated.
140 (Word): Likewise.
141 (Dword): Likewise.
142 (Qword): Likewise.
143 (Xmmword): Likewise.
144 (FWait): Updated.
145 (OTMax): Likewise.
146 (i386_opcode_modifier): Remove checksize, byte, word, dword,
147 qword and xmmword.
148 (Fword): New.
149 (TBYTE): Likewise.
150 (Unspecified): Likewise.
151 (Anysize): Likewise.
152 (i386_operand_type): Add byte, word, dword, fword, qword,
153 tbyte xmmword, unspecified and anysize.
154
155 * i386-opc.tbl: Updated to use Byte, Word, Dword, Fword, Qword,
156 Tbyte, Xmmword, Unspecified and Anysize.
157
158 * i386-reg.tbl: Add size for accumulator.
159
160 * i386-init.h: Regenerated.
161 * i386-tbl.h: Likewise.
162
b5b1fc4f
L
1632008-01-10 H.J. Lu <hongjiu.lu@intel.com>
164
165 * i386-dis.c (REG_0F0E): Renamed to REG_0F0D.
166 (REG_0F18): Updated.
167 (reg_table): Updated.
168 (dis386_twobyte): Updated. Use "nopQ" on 0x19 to 0x1e.
169 (twobyte_has_modrm): Set 1 for 0x19 to 0x1e.
170
50e8458f
L
1712008-01-08 H.J. Lu <hongjiu.lu@intel.com>
172
173 * i386-gen.c (set_bitfield): Use fail () on error.
174
3d4d5afa
L
1752008-01-08 H.J. Lu <hongjiu.lu@intel.com>
176
177 * i386-gen.c (lineno): New.
178 (filename): Likewise.
179 (set_bitfield): Report filename and line numer on error.
180 (process_i386_opcodes): Set filename and update lineno.
181 (process_i386_registers): Likewise.
182
e1d4d893
L
1832008-01-05 H.J. Lu <hongjiu.lu@intel.com>
184
185 * i386-gen.c (opcode_modifiers): Rename IntelMnemonic to
186 ATTSyntax.
187
188 * i386-opc.h (IntelMnemonic): Renamed to ..
189 (ATTSyntax): This
190 (Opcode_Modifier_Max): Updated.
191 (i386_opcode_modifier): Remove intelmnemonic. Add attsyntax
192 and intelsyntax.
193
194 * i386-opc.tbl: Remove IntelMnemonic and update with ATTSyntax
195 on fsub, fubp, fsubr, fsubrp, div, fdivp, fdivr and fdivrp.
196 * i386-tbl.h: Regenerated.
197
6f143e4d
L
1982008-01-04 H.J. Lu <hongjiu.lu@intel.com>
199
200 * i386-gen.c: Update copyright to 2008.
201 * i386-opc.h: Likewise.
202 * i386-opc.tbl: Likewise.
203
204 * i386-init.h: Regenerated.
205 * i386-tbl.h: Likewise.
206
c6add537
L
2072008-01-04 H.J. Lu <hongjiu.lu@intel.com>
208
209 * i386-opc.tbl: Add NoRex64 to extractps, movmskpd, movmskps,
210 pextrb, pextrw, pinsrb, pinsrw and pmovmskb.
211 * i386-tbl.h: Regenerated.
212
3629bb00
L
2132008-01-03 H.J. Lu <hongjiu.lu@intel.com>
214
215 * i386-gen.c (cpu_flag_init): Remove CpuSSE4_1_Or_5 and
216 CpuSSE4_2_Or_ABM.
217 (cpu_flags): Likewise.
218
219 * i386-opc.h (CpuSSE4_1_Or_5): Removed.
220 (CpuSSE4_2_Or_ABM): Likewise.
221 (CpuLM): Updated.
222 (i386_cpu_flags): Remove cpusse4_1_or_5 and cpusse4_2_or_abm.
223
224 * i386-opc.tbl: Replace CpuSSE4_1_Or_5, CpuSSE4_2_Or_ABM and
225 Cpu686|CpuPadLock with CpuSSE4_1|CpuSSE5, CpuABM|CpuSSE4_2
226 and CpuPadLock, respectively.
227 * i386-init.h: Regenerated.
228 * i386-tbl.h: Likewise.
229
24995bd6
L
2302008-01-03 H.J. Lu <hongjiu.lu@intel.com>
231
232 * i386-gen.c (opcode_modifiers): Remove No_xSuf.
233
234 * i386-opc.h (No_xSuf): Removed.
235 (CheckSize): Updated.
236
237 * i386-tbl.h: Regenerated.
238
e0329a22
L
2392008-01-02 H.J. Lu <hongjiu.lu@intel.com>
240
241 * i386-gen.c (cpu_flag_init): Add CpuSSE4_2_Or_ABM to
242 CPU_AMDFAM10_FLAGS, CPU_SSE4_2_FLAGS, CpuABM and
243 CPU_SSE5_FLAGS.
244 (cpu_flags): Add CpuSSE4_2_Or_ABM.
245
246 * i386-opc.h (CpuSSE4_2_Or_ABM): New.
247 (CpuLM): Updated.
248 (i386_cpu_flags): Add cpusse4_2_or_abm.
249
250 * i386-opc.tbl: Use CpuSSE4_2_Or_ABM instead of
251 CpuABM|CpuSSE4_2 on popcnt.
252 * i386-init.h: Regenerated.
253 * i386-tbl.h: Likewise.
254
f2a9c676
L
2552008-01-02 H.J. Lu <hongjiu.lu@intel.com>
256
257 * i386-opc.h: Update comments.
258
d978b5be
L
2592008-01-02 H.J. Lu <hongjiu.lu@intel.com>
260
261 * i386-gen.c (opcode_modifiers): Use Qword instead of QWord.
262 * i386-opc.h: Likewise.
263 * i386-opc.tbl: Likewise.
264
582d5edd
L
2652008-01-02 H.J. Lu <hongjiu.lu@intel.com>
266
267 PR gas/5534
268 * i386-gen.c (opcode_modifiers): Add No_xSuf, CheckSize,
269 Byte, Word, Dword, QWord and Xmmword.
270
271 * i386-opc.h (No_xSuf): New.
272 (CheckSize): Likewise.
273 (Byte): Likewise.
274 (Word): Likewise.
275 (Dword): Likewise.
276 (QWord): Likewise.
277 (Xmmword): Likewise.
278 (FWait): Updated.
279 (i386_opcode_modifier): Add No_xSuf, CheckSize, Byte, Word,
280 Dword, QWord and Xmmword.
281
282 * i386-opc.tbl: Add CheckSize|QWord to movq if IgnoreSize is
283 used.
284 * i386-tbl.h: Regenerated.
285
3fe15143
MK
2862008-01-02 Mark Kettenis <kettenis@gnu.org>
287
288 * m88k-dis.c (instructions): Fix fcvt.* instructions.
289 From Miod Vallat.
290
6c7ac64e 291For older changes see ChangeLog-2007
252b5132
RH
292\f
293Local Variables:
2f6d2f85
NC
294mode: change-log
295left-margin: 8
296fill-column: 74
252b5132
RH
297version-control: never
298End:
This page took 0.574311 seconds and 4 git commands to generate.