* arm-tdep.c (arm_addr_bits_remove): In non 26-bit mode, don't
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
599121aa
L
12008-01-23 H.J. Lu <hongjiu.lu@intel.com>
2
3 * i386-gen.c (cpu_flag_init): Add CpuLM to CPU_GENERIC64_FLAGS.
4 * i386-init.h: Regenerated.
5
80098f51
TG
62008-01-23 Tristan Gingold <gingold@adacore.com>
7
8 * ia64-dis.c (print_insn_ia64): Display symbolic name of ar.fcr,
9 ar.eflag, ar.csd, ar.ssd, ar.cflg, ar.fsr, ar.fir and ar.fdr.
10
115c7c25
L
112008-01-22 H.J. Lu <hongjiu.lu@intel.com>
12
13 * i386-gen.c (cpu_flag_init): Remove CpuMMX2.
14 (cpu_flags): Likewise.
15
16 * i386-opc.h (CpuMMX2): Removed.
17 (CpuSSE): Updated.
18
19 * i386-opc.tbl: Replace CpuMMX2 with CpuSSE|Cpu3dnowA.
20 * i386-init.h: Regenerated.
21 * i386-tbl.h: Likewise.
22
6305a203
L
232008-01-22 H.J. Lu <hongjiu.lu@intel.com>
24
25 * i386-gen.c (cpu_flag_init): Add CPU_VMX_FLAGS and
26 CPU_SMX_FLAGS.
27 * i386-init.h: Regenerated.
28
fd07a1c8
L
292008-01-15 H.J. Lu <hongjiu.lu@intel.com>
30
31 * i386-opc.tbl: Use Qword on movddup.
32 * i386-tbl.h: Regenerated.
33
321fd21e
L
342008-01-15 H.J. Lu <hongjiu.lu@intel.com>
35
36 * i386-opc.tbl: Put back 16bit movsx/movzx for AT&T syntax.
37 * i386-tbl.h: Regenerated.
38
4ee52178
L
392008-01-15 H.J. Lu <hongjiu.lu@intel.com>
40
41 * i386-dis.c (Mx): New.
42 (PREFIX_0FC3): Likewise.
43 (PREFIX_0FC7_REG_6): Updated.
44 (dis386_twobyte): Use PREFIX_0FC3.
45 (prefix_table): Add PREFIX_0FC3. Use Mq on movntq and movntsd.
46 Use Mx on movntps, movntpd, movntdq and movntdqa. Use Md on
47 movntss.
48
5c07affc
L
492008-01-14 H.J. Lu <hongjiu.lu@intel.com>
50
51 * i386-gen.c (opcode_modifiers): Add IntelSyntax.
52 (operand_types): Add Mem.
53
54 * i386-opc.h (IntelSyntax): New.
55 * i386-opc.h (Mem): New.
56 (Byte): Updated.
57 (Opcode_Modifier_Max): Updated.
58 (i386_opcode_modifier): Add intelsyntax.
59 (i386_operand_type): Add mem.
60
61 * i386-opc.tbl: Remove Reg16 from movnti. Add sizes to more
62 instructions.
63
64 * i386-reg.tbl: Add size for accumulator.
65
66 * i386-init.h: Regenerated.
67 * i386-tbl.h: Likewise.
68
0d6a2f58
L
692008-01-13 H.J. Lu <hongjiu.lu@intel.com>
70
71 * i386-opc.h (Byte): Fix a typo.
72
7d5e4556
L
732008-01-12 H.J. Lu <hongjiu.lu@intel.com>
74
75 PR gas/5534
76 * i386-gen.c (operand_type_init): Add Dword to
77 OPERAND_TYPE_ACC32. Add Qword to OPERAND_TYPE_ACC64.
78 (opcode_modifiers): Remove CheckSize, Byte, Word, Dword,
79 Qword and Xmmword.
80 (operand_types): Add Byte, Word, Dword, Fword, Qword, Tbyte,
81 Xmmword, Unspecified and Anysize.
82 (set_bitfield): Make Mmword an alias of Qword. Make Oword
83 an alias of Xmmword.
84
85 * i386-opc.h (CheckSize): Removed.
86 (Byte): Updated.
87 (Word): Likewise.
88 (Dword): Likewise.
89 (Qword): Likewise.
90 (Xmmword): Likewise.
91 (FWait): Updated.
92 (OTMax): Likewise.
93 (i386_opcode_modifier): Remove checksize, byte, word, dword,
94 qword and xmmword.
95 (Fword): New.
96 (TBYTE): Likewise.
97 (Unspecified): Likewise.
98 (Anysize): Likewise.
99 (i386_operand_type): Add byte, word, dword, fword, qword,
100 tbyte xmmword, unspecified and anysize.
101
102 * i386-opc.tbl: Updated to use Byte, Word, Dword, Fword, Qword,
103 Tbyte, Xmmword, Unspecified and Anysize.
104
105 * i386-reg.tbl: Add size for accumulator.
106
107 * i386-init.h: Regenerated.
108 * i386-tbl.h: Likewise.
109
b5b1fc4f
L
1102008-01-10 H.J. Lu <hongjiu.lu@intel.com>
111
112 * i386-dis.c (REG_0F0E): Renamed to REG_0F0D.
113 (REG_0F18): Updated.
114 (reg_table): Updated.
115 (dis386_twobyte): Updated. Use "nopQ" on 0x19 to 0x1e.
116 (twobyte_has_modrm): Set 1 for 0x19 to 0x1e.
117
50e8458f
L
1182008-01-08 H.J. Lu <hongjiu.lu@intel.com>
119
120 * i386-gen.c (set_bitfield): Use fail () on error.
121
3d4d5afa
L
1222008-01-08 H.J. Lu <hongjiu.lu@intel.com>
123
124 * i386-gen.c (lineno): New.
125 (filename): Likewise.
126 (set_bitfield): Report filename and line numer on error.
127 (process_i386_opcodes): Set filename and update lineno.
128 (process_i386_registers): Likewise.
129
e1d4d893
L
1302008-01-05 H.J. Lu <hongjiu.lu@intel.com>
131
132 * i386-gen.c (opcode_modifiers): Rename IntelMnemonic to
133 ATTSyntax.
134
135 * i386-opc.h (IntelMnemonic): Renamed to ..
136 (ATTSyntax): This
137 (Opcode_Modifier_Max): Updated.
138 (i386_opcode_modifier): Remove intelmnemonic. Add attsyntax
139 and intelsyntax.
140
141 * i386-opc.tbl: Remove IntelMnemonic and update with ATTSyntax
142 on fsub, fubp, fsubr, fsubrp, div, fdivp, fdivr and fdivrp.
143 * i386-tbl.h: Regenerated.
144
6f143e4d
L
1452008-01-04 H.J. Lu <hongjiu.lu@intel.com>
146
147 * i386-gen.c: Update copyright to 2008.
148 * i386-opc.h: Likewise.
149 * i386-opc.tbl: Likewise.
150
151 * i386-init.h: Regenerated.
152 * i386-tbl.h: Likewise.
153
c6add537
L
1542008-01-04 H.J. Lu <hongjiu.lu@intel.com>
155
156 * i386-opc.tbl: Add NoRex64 to extractps, movmskpd, movmskps,
157 pextrb, pextrw, pinsrb, pinsrw and pmovmskb.
158 * i386-tbl.h: Regenerated.
159
3629bb00
L
1602008-01-03 H.J. Lu <hongjiu.lu@intel.com>
161
162 * i386-gen.c (cpu_flag_init): Remove CpuSSE4_1_Or_5 and
163 CpuSSE4_2_Or_ABM.
164 (cpu_flags): Likewise.
165
166 * i386-opc.h (CpuSSE4_1_Or_5): Removed.
167 (CpuSSE4_2_Or_ABM): Likewise.
168 (CpuLM): Updated.
169 (i386_cpu_flags): Remove cpusse4_1_or_5 and cpusse4_2_or_abm.
170
171 * i386-opc.tbl: Replace CpuSSE4_1_Or_5, CpuSSE4_2_Or_ABM and
172 Cpu686|CpuPadLock with CpuSSE4_1|CpuSSE5, CpuABM|CpuSSE4_2
173 and CpuPadLock, respectively.
174 * i386-init.h: Regenerated.
175 * i386-tbl.h: Likewise.
176
24995bd6
L
1772008-01-03 H.J. Lu <hongjiu.lu@intel.com>
178
179 * i386-gen.c (opcode_modifiers): Remove No_xSuf.
180
181 * i386-opc.h (No_xSuf): Removed.
182 (CheckSize): Updated.
183
184 * i386-tbl.h: Regenerated.
185
e0329a22
L
1862008-01-02 H.J. Lu <hongjiu.lu@intel.com>
187
188 * i386-gen.c (cpu_flag_init): Add CpuSSE4_2_Or_ABM to
189 CPU_AMDFAM10_FLAGS, CPU_SSE4_2_FLAGS, CpuABM and
190 CPU_SSE5_FLAGS.
191 (cpu_flags): Add CpuSSE4_2_Or_ABM.
192
193 * i386-opc.h (CpuSSE4_2_Or_ABM): New.
194 (CpuLM): Updated.
195 (i386_cpu_flags): Add cpusse4_2_or_abm.
196
197 * i386-opc.tbl: Use CpuSSE4_2_Or_ABM instead of
198 CpuABM|CpuSSE4_2 on popcnt.
199 * i386-init.h: Regenerated.
200 * i386-tbl.h: Likewise.
201
f2a9c676
L
2022008-01-02 H.J. Lu <hongjiu.lu@intel.com>
203
204 * i386-opc.h: Update comments.
205
d978b5be
L
2062008-01-02 H.J. Lu <hongjiu.lu@intel.com>
207
208 * i386-gen.c (opcode_modifiers): Use Qword instead of QWord.
209 * i386-opc.h: Likewise.
210 * i386-opc.tbl: Likewise.
211
582d5edd
L
2122008-01-02 H.J. Lu <hongjiu.lu@intel.com>
213
214 PR gas/5534
215 * i386-gen.c (opcode_modifiers): Add No_xSuf, CheckSize,
216 Byte, Word, Dword, QWord and Xmmword.
217
218 * i386-opc.h (No_xSuf): New.
219 (CheckSize): Likewise.
220 (Byte): Likewise.
221 (Word): Likewise.
222 (Dword): Likewise.
223 (QWord): Likewise.
224 (Xmmword): Likewise.
225 (FWait): Updated.
226 (i386_opcode_modifier): Add No_xSuf, CheckSize, Byte, Word,
227 Dword, QWord and Xmmword.
228
229 * i386-opc.tbl: Add CheckSize|QWord to movq if IgnoreSize is
230 used.
231 * i386-tbl.h: Regenerated.
232
3fe15143
MK
2332008-01-02 Mark Kettenis <kettenis@gnu.org>
234
235 * m88k-dis.c (instructions): Fix fcvt.* instructions.
236 From Miod Vallat.
237
6c7ac64e 238For older changes see ChangeLog-2007
252b5132
RH
239\f
240Local Variables:
2f6d2f85
NC
241mode: change-log
242left-margin: 8
243fill-column: 74
252b5132
RH
244version-control: never
245End:
This page took 0.411081 seconds and 4 git commands to generate.