[BINUTILS, AARCH64, 2/8] Add Tag generation instructions in Memory Tagging Extension
[deliverable/binutils-gdb.git] / opcodes / aarch64-asm-2.c
CommitLineData
a06ea964 1/* This file is automatically generated by aarch64-gen. Do not edit! */
219d1afa 2/* Copyright (C) 2012-2018 Free Software Foundation, Inc.
a06ea964
NC
3 Contributed by ARM Ltd.
4
5 This file is part of the GNU opcodes library.
6
7 This library is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 3, or (at your option)
10 any later version.
11
12 It is distributed in the hope that it will be useful, but WITHOUT
13 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
15 License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; see the file COPYING3. If not,
19 see <http://www.gnu.org/licenses/>. */
20
21#include "sysdep.h"
22#include "aarch64-asm.h"
23
24
25const aarch64_opcode *
26aarch64_find_real_opcode (const aarch64_opcode *opcode)
27{
28 /* Use the index as the key to locate the real opcode. */
29 int key = opcode - aarch64_opcode_table;
30 int value;
31 switch (key)
32 {
33 case 3: /* ngc */
35822b38 34 case 2: /* sbc */
a06ea964
NC
35 value = 2; /* --> sbc. */
36 break;
37 case 5: /* ngcs */
35822b38 38 case 4: /* sbcs */
a06ea964
NC
39 value = 4; /* --> sbcs. */
40 break;
41 case 8: /* cmn */
35822b38 42 case 7: /* adds */
a06ea964
NC
43 value = 7; /* --> adds. */
44 break;
45 case 11: /* cmp */
35822b38 46 case 10: /* subs */
a06ea964
NC
47 value = 10; /* --> subs. */
48 break;
49 case 13: /* mov */
35822b38 50 case 12: /* add */
a06ea964
NC
51 value = 12; /* --> add. */
52 break;
53 case 15: /* cmn */
35822b38 54 case 14: /* adds */
a06ea964
NC
55 value = 14; /* --> adds. */
56 break;
57 case 18: /* cmp */
35822b38 58 case 17: /* subs */
a06ea964
NC
59 value = 17; /* --> subs. */
60 break;
193614f2
SD
61 case 23: /* cmn */
62 case 22: /* adds */
63 value = 22; /* --> adds. */
a06ea964 64 break;
193614f2
SD
65 case 25: /* neg */
66 case 24: /* sub */
67 value = 24; /* --> sub. */
a06ea964 68 break;
193614f2
SD
69 case 27: /* cmp */
70 case 28: /* negs */
71 case 26: /* subs */
72 value = 26; /* --> subs. */
c2c4ff8d
SN
73 break;
74 case 153: /* mov */
193614f2
SD
75 case 152: /* umov */
76 value = 152; /* --> umov. */
c2c4ff8d
SN
77 break;
78 case 155: /* mov */
79 case 154: /* ins */
80 value = 154; /* --> ins. */
81 break;
193614f2
SD
82 case 157: /* mov */
83 case 156: /* ins */
84 value = 156; /* --> ins. */
85 break;
86 case 243: /* mvn */
87 case 242: /* not */
88 value = 242; /* --> not. */
89 break;
90 case 318: /* mov */
91 case 317: /* orr */
92 value = 317; /* --> orr. */
93 break;
94 case 389: /* sxtl */
95 case 388: /* sshll */
96 value = 388; /* --> sshll. */
97 break;
98 case 391: /* sxtl2 */
99 case 390: /* sshll2 */
100 value = 390; /* --> sshll2. */
101 break;
102 case 413: /* uxtl */
103 case 412: /* ushll */
104 value = 412; /* --> ushll. */
105 break;
106 case 415: /* uxtl2 */
107 case 414: /* ushll2 */
108 value = 414; /* --> ushll2. */
109 break;
110 case 536: /* mov */
111 case 535: /* dup */
112 value = 535; /* --> dup. */
113 break;
114 case 623: /* sxtw */
115 case 622: /* sxth */
116 case 621: /* sxtb */
117 case 624: /* asr */
118 case 620: /* sbfx */
119 case 619: /* sbfiz */
120 case 618: /* sbfm */
121 value = 618; /* --> sbfm. */
122 break;
123 case 627: /* bfc */
124 case 628: /* bfxil */
125 case 626: /* bfi */
126 case 625: /* bfm */
127 value = 625; /* --> bfm. */
128 break;
129 case 633: /* uxth */
130 case 632: /* uxtb */
131 case 635: /* lsr */
132 case 634: /* lsl */
133 case 631: /* ubfx */
134 case 630: /* ubfiz */
135 case 629: /* ubfm */
136 value = 629; /* --> ubfm. */
137 break;
138 case 665: /* cset */
139 case 664: /* cinc */
140 case 663: /* csinc */
141 value = 663; /* --> csinc. */
142 break;
143 case 668: /* csetm */
144 case 667: /* cinv */
145 case 666: /* csinv */
146 value = 666; /* --> csinv. */
147 break;
148 case 670: /* cneg */
149 case 669: /* csneg */
150 value = 669; /* --> csneg. */
151 break;
152 case 688: /* rev */
153 case 689: /* rev64 */
154 value = 688; /* --> rev. */
155 break;
156 case 714: /* lsl */
157 case 713: /* lslv */
158 value = 713; /* --> lslv. */
159 break;
160 case 716: /* lsr */
161 case 715: /* lsrv */
162 value = 715; /* --> lsrv. */
163 break;
164 case 718: /* asr */
165 case 717: /* asrv */
166 value = 717; /* --> asrv. */
167 break;
168 case 720: /* ror */
169 case 719: /* rorv */
170 value = 719; /* --> rorv. */
171 break;
172 case 733: /* mul */
173 case 732: /* madd */
174 value = 732; /* --> madd. */
175 break;
176 case 735: /* mneg */
177 case 734: /* msub */
178 value = 734; /* --> msub. */
179 break;
180 case 737: /* smull */
181 case 736: /* smaddl */
182 value = 736; /* --> smaddl. */
183 break;
184 case 739: /* smnegl */
185 case 738: /* smsubl */
186 value = 738; /* --> smsubl. */
187 break;
188 case 742: /* umull */
189 case 741: /* umaddl */
190 value = 741; /* --> umaddl. */
191 break;
192 case 744: /* umnegl */
193 case 743: /* umsubl */
194 value = 743; /* --> umsubl. */
195 break;
196 case 755: /* ror */
197 case 754: /* extr */
198 value = 754; /* --> extr. */
199 break;
200 case 974: /* bic */
201 case 973: /* and */
202 value = 973; /* --> and. */
203 break;
204 case 976: /* mov */
205 case 975: /* orr */
206 value = 975; /* --> orr. */
207 break;
208 case 979: /* tst */
209 case 978: /* ands */
210 value = 978; /* --> ands. */
211 break;
212 case 984: /* uxtw */
213 case 983: /* mov */
214 case 982: /* orr */
215 value = 982; /* --> orr. */
216 break;
217 case 986: /* mvn */
218 case 985: /* orn */
219 value = 985; /* --> orn. */
220 break;
221 case 990: /* tst */
222 case 989: /* ands */
223 value = 989; /* --> ands. */
224 break;
225 case 1116: /* staddb */
226 case 1020: /* ldaddb */
227 value = 1020; /* --> ldaddb. */
228 break;
229 case 1117: /* staddh */
230 case 1021: /* ldaddh */
231 value = 1021; /* --> ldaddh. */
232 break;
233 case 1118: /* stadd */
234 case 1022: /* ldadd */
235 value = 1022; /* --> ldadd. */
a06ea964 236 break;
193614f2
SD
237 case 1119: /* staddlb */
238 case 1024: /* ldaddlb */
239 value = 1024; /* --> ldaddlb. */
a06ea964 240 break;
193614f2
SD
241 case 1120: /* staddlh */
242 case 1027: /* ldaddlh */
243 value = 1027; /* --> ldaddlh. */
a06ea964 244 break;
193614f2
SD
245 case 1121: /* staddl */
246 case 1030: /* ldaddl */
247 value = 1030; /* --> ldaddl. */
a06ea964 248 break;
193614f2
SD
249 case 1122: /* stclrb */
250 case 1032: /* ldclrb */
251 value = 1032; /* --> ldclrb. */
a06ea964 252 break;
193614f2
SD
253 case 1123: /* stclrh */
254 case 1033: /* ldclrh */
255 value = 1033; /* --> ldclrh. */
a06ea964 256 break;
193614f2
SD
257 case 1124: /* stclr */
258 case 1034: /* ldclr */
259 value = 1034; /* --> ldclr. */
a06ea964 260 break;
193614f2
SD
261 case 1125: /* stclrlb */
262 case 1036: /* ldclrlb */
263 value = 1036; /* --> ldclrlb. */
a06ea964 264 break;
193614f2
SD
265 case 1126: /* stclrlh */
266 case 1039: /* ldclrlh */
267 value = 1039; /* --> ldclrlh. */
e30181a5 268 break;
193614f2
SD
269 case 1127: /* stclrl */
270 case 1042: /* ldclrl */
271 value = 1042; /* --> ldclrl. */
ee804238 272 break;
193614f2
SD
273 case 1128: /* steorb */
274 case 1044: /* ldeorb */
275 value = 1044; /* --> ldeorb. */
ee804238 276 break;
193614f2
SD
277 case 1129: /* steorh */
278 case 1045: /* ldeorh */
279 value = 1045; /* --> ldeorh. */
ee804238 280 break;
193614f2
SD
281 case 1130: /* steor */
282 case 1046: /* ldeor */
283 value = 1046; /* --> ldeor. */
ee804238 284 break;
193614f2
SD
285 case 1131: /* steorlb */
286 case 1048: /* ldeorlb */
287 value = 1048; /* --> ldeorlb. */
ee804238 288 break;
193614f2
SD
289 case 1132: /* steorlh */
290 case 1051: /* ldeorlh */
291 value = 1051; /* --> ldeorlh. */
ee804238 292 break;
193614f2
SD
293 case 1133: /* steorl */
294 case 1054: /* ldeorl */
295 value = 1054; /* --> ldeorl. */
ee804238 296 break;
193614f2
SD
297 case 1134: /* stsetb */
298 case 1056: /* ldsetb */
299 value = 1056; /* --> ldsetb. */
ee804238 300 break;
193614f2
SD
301 case 1135: /* stseth */
302 case 1057: /* ldseth */
303 value = 1057; /* --> ldseth. */
ee804238 304 break;
193614f2
SD
305 case 1136: /* stset */
306 case 1058: /* ldset */
307 value = 1058; /* --> ldset. */
ee804238 308 break;
193614f2
SD
309 case 1137: /* stsetlb */
310 case 1060: /* ldsetlb */
311 value = 1060; /* --> ldsetlb. */
ee804238 312 break;
193614f2
SD
313 case 1138: /* stsetlh */
314 case 1063: /* ldsetlh */
315 value = 1063; /* --> ldsetlh. */
ee804238 316 break;
193614f2
SD
317 case 1139: /* stsetl */
318 case 1066: /* ldsetl */
319 value = 1066; /* --> ldsetl. */
ee804238 320 break;
193614f2
SD
321 case 1140: /* stsmaxb */
322 case 1068: /* ldsmaxb */
323 value = 1068; /* --> ldsmaxb. */
74f5402d 324 break;
193614f2
SD
325 case 1141: /* stsmaxh */
326 case 1069: /* ldsmaxh */
327 value = 1069; /* --> ldsmaxh. */
13c60ad7 328 break;
193614f2
SD
329 case 1142: /* stsmax */
330 case 1070: /* ldsmax */
331 value = 1070; /* --> ldsmax. */
332 break;
333 case 1143: /* stsmaxlb */
334 case 1072: /* ldsmaxlb */
335 value = 1072; /* --> ldsmaxlb. */
336 break;
337 case 1144: /* stsmaxlh */
338 case 1075: /* ldsmaxlh */
339 value = 1075; /* --> ldsmaxlh. */
340 break;
341 case 1145: /* stsmaxl */
342 case 1078: /* ldsmaxl */
343 value = 1078; /* --> ldsmaxl. */
344 break;
345 case 1146: /* stsminb */
346 case 1080: /* ldsminb */
347 value = 1080; /* --> ldsminb. */
348 break;
349 case 1147: /* stsminh */
350 case 1081: /* ldsminh */
351 value = 1081; /* --> ldsminh. */
352 break;
353 case 1148: /* stsmin */
354 case 1082: /* ldsmin */
355 value = 1082; /* --> ldsmin. */
356 break;
357 case 1149: /* stsminlb */
358 case 1084: /* ldsminlb */
359 value = 1084; /* --> ldsminlb. */
360 break;
361 case 1150: /* stsminlh */
362 case 1087: /* ldsminlh */
363 value = 1087; /* --> ldsminlh. */
364 break;
365 case 1151: /* stsminl */
366 case 1090: /* ldsminl */
367 value = 1090; /* --> ldsminl. */
368 break;
369 case 1152: /* stumaxb */
370 case 1092: /* ldumaxb */
371 value = 1092; /* --> ldumaxb. */
372 break;
373 case 1153: /* stumaxh */
374 case 1093: /* ldumaxh */
375 value = 1093; /* --> ldumaxh. */
376 break;
377 case 1154: /* stumax */
378 case 1094: /* ldumax */
379 value = 1094; /* --> ldumax. */
380 break;
381 case 1155: /* stumaxlb */
382 case 1096: /* ldumaxlb */
383 value = 1096; /* --> ldumaxlb. */
384 break;
385 case 1156: /* stumaxlh */
386 case 1099: /* ldumaxlh */
387 value = 1099; /* --> ldumaxlh. */
388 break;
389 case 1157: /* stumaxl */
390 case 1102: /* ldumaxl */
391 value = 1102; /* --> ldumaxl. */
392 break;
393 case 1158: /* stuminb */
394 case 1104: /* lduminb */
395 value = 1104; /* --> lduminb. */
396 break;
397 case 1159: /* stuminh */
398 case 1105: /* lduminh */
399 value = 1105; /* --> lduminh. */
400 break;
401 case 1160: /* stumin */
402 case 1106: /* ldumin */
403 value = 1106; /* --> ldumin. */
404 break;
405 case 1161: /* stuminlb */
406 case 1108: /* lduminlb */
407 value = 1108; /* --> lduminlb. */
408 break;
409 case 1162: /* stuminlh */
410 case 1111: /* lduminlh */
411 value = 1111; /* --> lduminlh. */
412 break;
413 case 1163: /* stuminl */
414 case 1114: /* lduminl */
415 value = 1114; /* --> lduminl. */
416 break;
417 case 1165: /* mov */
418 case 1164: /* movn */
419 value = 1164; /* --> movn. */
420 break;
421 case 1167: /* mov */
422 case 1166: /* movz */
423 value = 1166; /* --> movz. */
424 break;
425 case 1213: /* autibsp */
426 case 1212: /* autibz */
427 case 1211: /* autiasp */
428 case 1210: /* autiaz */
429 case 1209: /* pacibsp */
430 case 1208: /* pacibz */
431 case 1207: /* paciasp */
432 case 1206: /* paciaz */
433 case 1187: /* psb */
434 case 1186: /* esb */
435 case 1185: /* autib1716 */
436 case 1184: /* autia1716 */
437 case 1183: /* pacib1716 */
438 case 1182: /* pacia1716 */
439 case 1181: /* xpaclri */
440 case 1180: /* sevl */
441 case 1179: /* sev */
442 case 1178: /* wfi */
443 case 1177: /* wfe */
444 case 1176: /* yield */
445 case 1175: /* bti */
446 case 1174: /* csdb */
447 case 1173: /* nop */
448 case 1172: /* hint */
449 value = 1172; /* --> hint. */
450 break;
451 case 1191: /* pssbb */
452 case 1190: /* ssbb */
453 case 1189: /* dsb */
454 value = 1189; /* --> dsb. */
455 break;
456 case 1202: /* cpp */
457 case 1201: /* dvp */
458 case 1200: /* cfp */
459 case 1199: /* tlbi */
460 case 1198: /* ic */
461 case 1197: /* dc */
462 case 1196: /* at */
463 case 1195: /* sys */
464 value = 1195; /* --> sys. */
465 break;
466 case 2011: /* bic */
467 case 1261: /* and */
468 value = 1261; /* --> and. */
469 break;
470 case 1244: /* mov */
471 case 1263: /* and */
472 value = 1263; /* --> and. */
473 break;
474 case 1248: /* movs */
475 case 1264: /* ands */
476 value = 1264; /* --> ands. */
477 break;
478 case 2012: /* cmple */
479 case 1299: /* cmpge */
480 value = 1299; /* --> cmpge. */
481 break;
482 case 2015: /* cmplt */
483 case 1302: /* cmpgt */
484 value = 1302; /* --> cmpgt. */
485 break;
486 case 2013: /* cmplo */
487 case 1304: /* cmphi */
488 value = 1304; /* --> cmphi. */
489 break;
490 case 2014: /* cmpls */
491 case 1307: /* cmphs */
492 value = 1307; /* --> cmphs. */
13c60ad7 493 break;
193614f2
SD
494 case 1241: /* mov */
495 case 1329: /* cpy */
496 value = 1329; /* --> cpy. */
13c60ad7 497 break;
193614f2
SD
498 case 1243: /* mov */
499 case 1330: /* cpy */
500 value = 1330; /* --> cpy. */
13c60ad7 501 break;
193614f2
SD
502 case 2022: /* fmov */
503 case 1246: /* mov */
504 case 1331: /* cpy */
505 value = 1331; /* --> cpy. */
13c60ad7 506 break;
193614f2
SD
507 case 1236: /* mov */
508 case 1343: /* dup */
509 value = 1343; /* --> dup. */
13c60ad7 510 break;
193614f2
SD
511 case 1238: /* mov */
512 case 1235: /* mov */
513 case 1344: /* dup */
514 value = 1344; /* --> dup. */
13c60ad7 515 break;
193614f2
SD
516 case 2021: /* fmov */
517 case 1240: /* mov */
518 case 1345: /* dup */
519 value = 1345; /* --> dup. */
cde3679e 520 break;
ff605452 521 case 1239: /* mov */
193614f2
SD
522 case 1346: /* dupm */
523 value = 1346; /* --> dupm. */
74f5402d 524 break;
193614f2
SD
525 case 2016: /* eon */
526 case 1348: /* eor */
527 value = 1348; /* --> eor. */
ee804238 528 break;
193614f2
SD
529 case 1249: /* not */
530 case 1350: /* eor */
531 value = 1350; /* --> eor. */
74f5402d 532 break;
193614f2
SD
533 case 1250: /* nots */
534 case 1351: /* eors */
535 value = 1351; /* --> eors. */
74f5402d 536 break;
193614f2
SD
537 case 2017: /* facle */
538 case 1356: /* facge */
539 value = 1356; /* --> facge. */
74f5402d 540 break;
193614f2
SD
541 case 2018: /* faclt */
542 case 1357: /* facgt */
543 value = 1357; /* --> facgt. */
3f06e550 544 break;
193614f2
SD
545 case 2019: /* fcmle */
546 case 1370: /* fcmge */
547 value = 1370; /* --> fcmge. */
28617675 548 break;
193614f2
SD
549 case 2020: /* fcmlt */
550 case 1372: /* fcmgt */
551 value = 1372; /* --> fcmgt. */
c84364ec 552 break;
193614f2
SD
553 case 1233: /* fmov */
554 case 1378: /* fcpy */
555 value = 1378; /* --> fcpy. */
c2c4ff8d 556 break;
193614f2
SD
557 case 1232: /* fmov */
558 case 1401: /* fdup */
559 value = 1401; /* --> fdup. */
28617675 560 break;
193614f2
SD
561 case 1234: /* mov */
562 case 1732: /* orr */
563 value = 1732; /* --> orr. */
cde3679e 564 break;
193614f2
SD
565 case 2023: /* orn */
566 case 1733: /* orr */
567 value = 1733; /* --> orr. */
2ac435d4 568 break;
193614f2
SD
569 case 1237: /* mov */
570 case 1735: /* orr */
571 value = 1735; /* --> orr. */
be2e7d95 572 break;
193614f2
SD
573 case 1247: /* movs */
574 case 1736: /* orrs */
575 value = 1736; /* --> orrs. */
2ac435d4 576 break;
193614f2
SD
577 case 1242: /* mov */
578 case 1798: /* sel */
579 value = 1798; /* --> sel. */
68dfbb92 580 break;
193614f2
SD
581 case 1245: /* mov */
582 case 1799: /* sel */
583 value = 1799; /* --> sel. */
ff605452 584 break;
a06ea964
NC
585 default: return NULL;
586 }
587
588 return aarch64_opcode_table + value;
589}
590
561a72d4 591bfd_boolean
a06ea964
NC
592aarch64_insert_operand (const aarch64_operand *self,
593 const aarch64_opnd_info *info,
561a72d4
TC
594 aarch64_insn *code, const aarch64_inst *inst,
595 aarch64_operand_error *errors)
a06ea964
NC
596{
597 /* Use the index as the key. */
598 int key = self - aarch64_operands;
599 switch (key)
600 {
601 case 1:
602 case 2:
603 case 3:
604 case 4:
605 case 5:
606 case 6:
607 case 7:
608 case 8:
609 case 9:
610 case 10:
c84364ec 611 case 11:
a06ea964
NC
612 case 15:
613 case 16:
ee804238 614 case 17:
c84364ec 615 case 18:
a06ea964
NC
616 case 20:
617 case 21:
618 case 22:
619 case 23:
620 case 24:
621 case 25:
622 case 26:
ee804238 623 case 27:
c84364ec 624 case 28:
f42f1a1d 625 case 29:
f42f1a1d
TC
626 case 157:
627 case 158:
628 case 159:
629 case 160:
c8d59609 630 case 161:
369c9167 631 case 162:
2ac435d4 632 case 163:
ff605452 633 case 164:
193614f2
SD
634 case 165:
635 case 166:
f42f1a1d
TC
636 case 179:
637 case 180:
582e12bf 638 case 181:
c8d59609 639 case 182:
369c9167 640 case 183:
2ac435d4 641 case 184:
ff605452 642 case 185:
193614f2
SD
643 case 186:
644 case 187:
645 case 191:
646 case 194:
561a72d4 647 return aarch64_ins_regno (self, info, code, inst, errors);
ee804238 648 case 13:
561a72d4 649 return aarch64_ins_reg_extended (self, info, code, inst, errors);
c84364ec 650 case 14:
561a72d4 651 return aarch64_ins_reg_shifted (self, info, code, inst, errors);
c84364ec 652 case 19:
561a72d4 653 return aarch64_ins_ft (self, info, code, inst, errors);
a06ea964 654 case 30:
a06ea964 655 case 31:
a06ea964 656 case 32:
a06ea964 657 case 33:
193614f2 658 case 196:
369c9167 659 return aarch64_ins_reglane (self, info, code, inst, errors);
ee804238 660 case 34:
369c9167 661 return aarch64_ins_reglist (self, info, code, inst, errors);
c84364ec 662 case 35:
369c9167 663 return aarch64_ins_ldst_reglist (self, info, code, inst, errors);
a6a51754 664 case 36:
369c9167 665 return aarch64_ins_ldst_reglist_r (self, info, code, inst, errors);
a6a51754 666 case 37:
369c9167 667 return aarch64_ins_ldst_elemlist (self, info, code, inst, errors);
c84364ec 668 case 38:
f42f1a1d
TC
669 case 39:
670 case 40:
369c9167 671 case 41:
a06ea964
NC
672 case 51:
673 case 52:
674 case 53:
675 case 54:
676 case 55:
677 case 56:
678 case 57:
ee804238 679 case 58:
e950b345 680 case 59:
c84364ec 681 case 60:
f42f1a1d
TC
682 case 61:
683 case 62:
684 case 63:
369c9167 685 case 64:
193614f2
SD
686 case 65:
687 case 66:
f42f1a1d 688 case 78:
369c9167 689 case 79:
193614f2
SD
690 case 80:
691 case 81:
ff605452 692 case 154:
193614f2 693 case 156:
f42f1a1d
TC
694 case 171:
695 case 172:
c8d59609 696 case 173:
369c9167 697 case 174:
2ac435d4 698 case 175:
ff605452 699 case 176:
193614f2
SD
700 case 177:
701 case 178:
561a72d4 702 return aarch64_ins_imm (self, info, code, inst, errors);
ee804238 703 case 42:
c84364ec 704 case 43:
369c9167 705 return aarch64_ins_advsimd_imm_shift (self, info, code, inst, errors);
f42f1a1d
TC
706 case 44:
707 case 45:
369c9167 708 case 46:
561a72d4 709 return aarch64_ins_advsimd_imm_modified (self, info, code, inst, errors);
369c9167 710 case 50:
193614f2 711 case 145:
561a72d4 712 return aarch64_ins_fpimm (self, info, code, inst, errors);
193614f2
SD
713 case 67:
714 case 152:
369c9167 715 return aarch64_ins_limm (self, info, code, inst, errors);
193614f2 716 case 68:
369c9167 717 return aarch64_ins_aimm (self, info, code, inst, errors);
193614f2 718 case 69:
369c9167 719 return aarch64_ins_imm_half (self, info, code, inst, errors);
c2c4ff8d 720 case 70:
193614f2 721 return aarch64_ins_fbits (self, info, code, inst, errors);
f42f1a1d
TC
722 case 72:
723 case 73:
193614f2
SD
724 case 150:
725 return aarch64_ins_imm_rotate2 (self, info, code, inst, errors);
369c9167 726 case 74:
193614f2
SD
727 case 149:
728 return aarch64_ins_imm_rotate1 (self, info, code, inst, errors);
729 case 75:
730 case 76:
561a72d4 731 return aarch64_ins_cond (self, info, code, inst, errors);
a06ea964 732 case 82:
193614f2
SD
733 case 89:
734 return aarch64_ins_addr_simple (self, info, code, inst, errors);
f42f1a1d 735 case 83:
193614f2 736 return aarch64_ins_addr_regoff (self, info, code, inst, errors);
a06ea964 737 case 84:
a06ea964 738 case 85:
369c9167 739 case 86:
193614f2
SD
740 return aarch64_ins_addr_simm (self, info, code, inst, errors);
741 case 87:
742 return aarch64_ins_addr_simm10 (self, info, code, inst, errors);
1e6f4800 743 case 88:
193614f2 744 return aarch64_ins_addr_uimm12 (self, info, code, inst, errors);
2442d846 745 case 90:
193614f2 746 return aarch64_ins_addr_offset (self, info, code, inst, errors);
4df068de 747 case 91:
193614f2 748 return aarch64_ins_simd_addr_post (self, info, code, inst, errors);
4df068de 749 case 92:
193614f2 750 return aarch64_ins_sysreg (self, info, code, inst, errors);
4df068de 751 case 93:
193614f2 752 return aarch64_ins_pstatefield (self, info, code, inst, errors);
4df068de
RS
753 case 94:
754 case 95:
755 case 96:
756 case 97:
757 case 98:
193614f2 758 return aarch64_ins_sysins_op (self, info, code, inst, errors);
4df068de
RS
759 case 99:
760 case 100:
193614f2 761 return aarch64_ins_barrier (self, info, code, inst, errors);
4df068de 762 case 101:
193614f2 763 return aarch64_ins_prfop (self, info, code, inst, errors);
4df068de
RS
764 case 102:
765 case 103:
193614f2 766 return aarch64_ins_hint (self, info, code, inst, errors);
4df068de 767 case 104:
193614f2 768 return aarch64_ins_sve_addr_ri_s4 (self, info, code, inst, errors);
4df068de 769 case 105:
f11ad6bc 770 case 106:
2442d846 771 case 107:
4df068de 772 case 108:
193614f2 773 return aarch64_ins_sve_addr_ri_s4xvl (self, info, code, inst, errors);
2442d846 774 case 109:
193614f2 775 return aarch64_ins_sve_addr_ri_s6xvl (self, info, code, inst, errors);
4df068de 776 case 110:
193614f2 777 return aarch64_ins_sve_addr_ri_s9xvl (self, info, code, inst, errors);
4df068de
RS
778 case 111:
779 case 112:
4df068de
RS
780 case 113:
781 case 114:
193614f2 782 return aarch64_ins_sve_addr_ri_u6 (self, info, code, inst, errors);
4df068de
RS
783 case 115:
784 case 116:
4df068de 785 case 117:
4df068de 786 case 118:
4df068de 787 case 119:
98907a70 788 case 120:
4df068de 789 case 121:
98907a70 790 case 122:
98907a70 791 case 123:
98907a70 792 case 124:
98907a70 793 case 125:
e950b345 794 case 126:
98907a70 795 case 127:
193614f2 796 return aarch64_ins_sve_addr_rr_lsl (self, info, code, inst, errors);
e950b345 797 case 128:
c84364ec 798 case 129:
3f06e550 799 case 130:
c2c4ff8d 800 case 131:
165d4950 801 case 132:
e950b345 802 case 133:
582e12bf 803 case 134:
f42f1a1d 804 case 135:
193614f2 805 return aarch64_ins_sve_addr_rz_xtw (self, info, code, inst, errors);
c2c4ff8d 806 case 136:
c2c4ff8d 807 case 137:
c2c4ff8d 808 case 138:
c8d59609 809 case 139:
193614f2 810 return aarch64_ins_sve_addr_zi_u5 (self, info, code, inst, errors);
369c9167 811 case 140:
193614f2 812 return aarch64_ins_sve_addr_zz_lsl (self, info, code, inst, errors);
2ac435d4 813 case 141:
193614f2 814 return aarch64_ins_sve_addr_zz_sxtw (self, info, code, inst, errors);
ff605452 815 case 142:
193614f2
SD
816 return aarch64_ins_sve_addr_zz_uxtw (self, info, code, inst, errors);
817 case 143:
818 return aarch64_ins_sve_aimm (self, info, code, inst, errors);
369c9167 819 case 144:
193614f2
SD
820 return aarch64_ins_sve_asimm (self, info, code, inst, errors);
821 case 146:
ff605452 822 return aarch64_ins_sve_float_half_one (self, info, code, inst, errors);
193614f2 823 case 147:
ff605452 824 return aarch64_ins_sve_float_half_two (self, info, code, inst, errors);
193614f2 825 case 148:
561a72d4 826 return aarch64_ins_sve_float_zero_one (self, info, code, inst, errors);
ff605452 827 case 151:
193614f2 828 return aarch64_ins_inv_limm (self, info, code, inst, errors);
ff605452 829 case 153:
193614f2
SD
830 return aarch64_ins_sve_limm_mov (self, info, code, inst, errors);
831 case 155:
561a72d4 832 return aarch64_ins_sve_scale (self, info, code, inst, errors);
2ac435d4 833 case 167:
ff605452 834 case 168:
193614f2
SD
835 return aarch64_ins_sve_shlimm (self, info, code, inst, errors);
836 case 169:
837 case 170:
561a72d4 838 return aarch64_ins_sve_shrimm (self, info, code, inst, errors);
ff605452 839 case 188:
193614f2 840 case 189:
2ac435d4 841 case 190:
193614f2
SD
842 return aarch64_ins_sve_quad_index (self, info, code, inst, errors);
843 case 192:
ff605452 844 return aarch64_ins_sve_index (self, info, code, inst, errors);
ff605452 845 case 193:
193614f2 846 case 195:
561a72d4 847 return aarch64_ins_sve_reglist (self, info, code, inst, errors);
a06ea964
NC
848 default: assert (0); abort ();
849 }
850}
This page took 0.369011 seconds and 4 git commands to generate.