[PATCH, BINUTILS, AARCH64, 3/9] Add instruction SB for ARMv8.5-A
[deliverable/binutils-gdb.git] / opcodes / aarch64-asm-2.c
CommitLineData
a06ea964 1/* This file is automatically generated by aarch64-gen. Do not edit! */
219d1afa 2/* Copyright (C) 2012-2018 Free Software Foundation, Inc.
a06ea964
NC
3 Contributed by ARM Ltd.
4
5 This file is part of the GNU opcodes library.
6
7 This library is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 3, or (at your option)
10 any later version.
11
12 It is distributed in the hope that it will be useful, but WITHOUT
13 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
15 License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; see the file COPYING3. If not,
19 see <http://www.gnu.org/licenses/>. */
20
21#include "sysdep.h"
22#include "aarch64-asm.h"
23
24
25const aarch64_opcode *
26aarch64_find_real_opcode (const aarch64_opcode *opcode)
27{
28 /* Use the index as the key to locate the real opcode. */
29 int key = opcode - aarch64_opcode_table;
30 int value;
31 switch (key)
32 {
33 case 3: /* ngc */
35822b38 34 case 2: /* sbc */
a06ea964
NC
35 value = 2; /* --> sbc. */
36 break;
37 case 5: /* ngcs */
35822b38 38 case 4: /* sbcs */
a06ea964
NC
39 value = 4; /* --> sbcs. */
40 break;
41 case 8: /* cmn */
35822b38 42 case 7: /* adds */
a06ea964
NC
43 value = 7; /* --> adds. */
44 break;
45 case 11: /* cmp */
35822b38 46 case 10: /* subs */
a06ea964
NC
47 value = 10; /* --> subs. */
48 break;
49 case 13: /* mov */
35822b38 50 case 12: /* add */
a06ea964
NC
51 value = 12; /* --> add. */
52 break;
53 case 15: /* cmn */
35822b38 54 case 14: /* adds */
a06ea964
NC
55 value = 14; /* --> adds. */
56 break;
57 case 18: /* cmp */
35822b38 58 case 17: /* subs */
a06ea964
NC
59 value = 17; /* --> subs. */
60 break;
61 case 21: /* cmn */
35822b38 62 case 20: /* adds */
a06ea964
NC
63 value = 20; /* --> adds. */
64 break;
65 case 23: /* neg */
35822b38 66 case 22: /* sub */
a06ea964
NC
67 value = 22; /* --> sub. */
68 break;
a06ea964 69 case 25: /* cmp */
514cd3a0 70 case 26: /* negs */
35822b38 71 case 24: /* subs */
a06ea964
NC
72 value = 24; /* --> subs. */
73 break;
c2c4ff8d
SN
74 case 151: /* mov */
75 case 150: /* umov */
76 value = 150; /* --> umov. */
77 break;
78 case 153: /* mov */
79 case 152: /* ins */
80 value = 152; /* --> ins. */
81 break;
82 case 155: /* mov */
83 case 154: /* ins */
84 value = 154; /* --> ins. */
85 break;
13c60ad7
SD
86 case 241: /* mvn */
87 case 240: /* not */
88 value = 240; /* --> not. */
89 break;
90 case 316: /* mov */
91 case 315: /* orr */
92 value = 315; /* --> orr. */
93 break;
94 case 387: /* sxtl */
95 case 386: /* sshll */
96 value = 386; /* --> sshll. */
97 break;
98 case 389: /* sxtl2 */
99 case 388: /* sshll2 */
100 value = 388; /* --> sshll2. */
101 break;
102 case 411: /* uxtl */
103 case 410: /* ushll */
104 value = 410; /* --> ushll. */
105 break;
106 case 413: /* uxtl2 */
107 case 412: /* ushll2 */
108 value = 412; /* --> ushll2. */
109 break;
110 case 534: /* mov */
111 case 533: /* dup */
112 value = 533; /* --> dup. */
113 break;
114 case 621: /* sxtw */
115 case 620: /* sxth */
116 case 619: /* sxtb */
117 case 622: /* asr */
118 case 618: /* sbfx */
119 case 617: /* sbfiz */
120 case 616: /* sbfm */
121 value = 616; /* --> sbfm. */
122 break;
123 case 625: /* bfc */
124 case 626: /* bfxil */
125 case 624: /* bfi */
126 case 623: /* bfm */
127 value = 623; /* --> bfm. */
128 break;
129 case 631: /* uxth */
130 case 630: /* uxtb */
131 case 633: /* lsr */
132 case 632: /* lsl */
133 case 629: /* ubfx */
134 case 628: /* ubfiz */
135 case 627: /* ubfm */
136 value = 627; /* --> ubfm. */
137 break;
138 case 663: /* cset */
139 case 662: /* cinc */
140 case 661: /* csinc */
141 value = 661; /* --> csinc. */
142 break;
143 case 666: /* csetm */
144 case 665: /* cinv */
145 case 664: /* csinv */
146 value = 664; /* --> csinv. */
147 break;
148 case 668: /* cneg */
149 case 667: /* csneg */
150 value = 667; /* --> csneg. */
151 break;
152 case 686: /* rev */
153 case 687: /* rev64 */
154 value = 686; /* --> rev. */
155 break;
156 case 712: /* lsl */
157 case 711: /* lslv */
158 value = 711; /* --> lslv. */
159 break;
160 case 714: /* lsr */
161 case 713: /* lsrv */
162 value = 713; /* --> lsrv. */
163 break;
164 case 716: /* asr */
165 case 715: /* asrv */
166 value = 715; /* --> asrv. */
167 break;
168 case 718: /* ror */
169 case 717: /* rorv */
170 value = 717; /* --> rorv. */
171 break;
172 case 729: /* mul */
173 case 728: /* madd */
174 value = 728; /* --> madd. */
175 break;
176 case 731: /* mneg */
177 case 730: /* msub */
178 value = 730; /* --> msub. */
179 break;
180 case 733: /* smull */
181 case 732: /* smaddl */
182 value = 732; /* --> smaddl. */
183 break;
184 case 735: /* smnegl */
185 case 734: /* smsubl */
186 value = 734; /* --> smsubl. */
187 break;
188 case 738: /* umull */
189 case 737: /* umaddl */
190 value = 737; /* --> umaddl. */
191 break;
192 case 740: /* umnegl */
193 case 739: /* umsubl */
194 value = 739; /* --> umsubl. */
195 break;
196 case 751: /* ror */
197 case 750: /* extr */
198 value = 750; /* --> extr. */
199 break;
200 case 970: /* bic */
201 case 969: /* and */
202 value = 969; /* --> and. */
203 break;
204 case 972: /* mov */
205 case 971: /* orr */
206 value = 971; /* --> orr. */
207 break;
208 case 975: /* tst */
209 case 974: /* ands */
210 value = 974; /* --> ands. */
211 break;
212 case 980: /* uxtw */
213 case 979: /* mov */
214 case 978: /* orr */
215 value = 978; /* --> orr. */
216 break;
217 case 982: /* mvn */
218 case 981: /* orn */
219 value = 981; /* --> orn. */
220 break;
221 case 986: /* tst */
222 case 985: /* ands */
223 value = 985; /* --> ands. */
224 break;
225 case 1112: /* staddb */
226 case 1016: /* ldaddb */
227 value = 1016; /* --> ldaddb. */
228 break;
229 case 1113: /* staddh */
230 case 1017: /* ldaddh */
231 value = 1017; /* --> ldaddh. */
232 break;
233 case 1114: /* stadd */
234 case 1018: /* ldadd */
235 value = 1018; /* --> ldadd. */
d685192a 236 break;
13c60ad7
SD
237 case 1115: /* staddlb */
238 case 1020: /* ldaddlb */
239 value = 1020; /* --> ldaddlb. */
a06ea964 240 break;
13c60ad7
SD
241 case 1116: /* staddlh */
242 case 1023: /* ldaddlh */
243 value = 1023; /* --> ldaddlh. */
a06ea964 244 break;
13c60ad7
SD
245 case 1117: /* staddl */
246 case 1026: /* ldaddl */
247 value = 1026; /* --> ldaddl. */
a06ea964 248 break;
13c60ad7
SD
249 case 1118: /* stclrb */
250 case 1028: /* ldclrb */
251 value = 1028; /* --> ldclrb. */
a06ea964 252 break;
13c60ad7
SD
253 case 1119: /* stclrh */
254 case 1029: /* ldclrh */
255 value = 1029; /* --> ldclrh. */
a06ea964 256 break;
13c60ad7
SD
257 case 1120: /* stclr */
258 case 1030: /* ldclr */
259 value = 1030; /* --> ldclr. */
a06ea964 260 break;
13c60ad7
SD
261 case 1121: /* stclrlb */
262 case 1032: /* ldclrlb */
263 value = 1032; /* --> ldclrlb. */
a06ea964 264 break;
13c60ad7
SD
265 case 1122: /* stclrlh */
266 case 1035: /* ldclrlh */
267 value = 1035; /* --> ldclrlh. */
a06ea964 268 break;
13c60ad7
SD
269 case 1123: /* stclrl */
270 case 1038: /* ldclrl */
271 value = 1038; /* --> ldclrl. */
e30181a5 272 break;
13c60ad7
SD
273 case 1124: /* steorb */
274 case 1040: /* ldeorb */
275 value = 1040; /* --> ldeorb. */
ee804238 276 break;
13c60ad7
SD
277 case 1125: /* steorh */
278 case 1041: /* ldeorh */
279 value = 1041; /* --> ldeorh. */
ee804238 280 break;
13c60ad7
SD
281 case 1126: /* steor */
282 case 1042: /* ldeor */
283 value = 1042; /* --> ldeor. */
ee804238 284 break;
13c60ad7
SD
285 case 1127: /* steorlb */
286 case 1044: /* ldeorlb */
287 value = 1044; /* --> ldeorlb. */
ee804238 288 break;
13c60ad7
SD
289 case 1128: /* steorlh */
290 case 1047: /* ldeorlh */
291 value = 1047; /* --> ldeorlh. */
ee804238 292 break;
13c60ad7
SD
293 case 1129: /* steorl */
294 case 1050: /* ldeorl */
295 value = 1050; /* --> ldeorl. */
ee804238 296 break;
13c60ad7
SD
297 case 1130: /* stsetb */
298 case 1052: /* ldsetb */
299 value = 1052; /* --> ldsetb. */
ee804238 300 break;
13c60ad7
SD
301 case 1131: /* stseth */
302 case 1053: /* ldseth */
303 value = 1053; /* --> ldseth. */
ee804238 304 break;
13c60ad7
SD
305 case 1132: /* stset */
306 case 1054: /* ldset */
307 value = 1054; /* --> ldset. */
ee804238 308 break;
13c60ad7
SD
309 case 1133: /* stsetlb */
310 case 1056: /* ldsetlb */
311 value = 1056; /* --> ldsetlb. */
ee804238 312 break;
13c60ad7
SD
313 case 1134: /* stsetlh */
314 case 1059: /* ldsetlh */
315 value = 1059; /* --> ldsetlh. */
ee804238 316 break;
13c60ad7
SD
317 case 1135: /* stsetl */
318 case 1062: /* ldsetl */
319 value = 1062; /* --> ldsetl. */
ee804238 320 break;
13c60ad7
SD
321 case 1136: /* stsmaxb */
322 case 1064: /* ldsmaxb */
323 value = 1064; /* --> ldsmaxb. */
ee804238 324 break;
13c60ad7
SD
325 case 1137: /* stsmaxh */
326 case 1065: /* ldsmaxh */
327 value = 1065; /* --> ldsmaxh. */
74f5402d 328 break;
13c60ad7
SD
329 case 1138: /* stsmax */
330 case 1066: /* ldsmax */
331 value = 1066; /* --> ldsmax. */
332 break;
333 case 1139: /* stsmaxlb */
334 case 1068: /* ldsmaxlb */
335 value = 1068; /* --> ldsmaxlb. */
336 break;
337 case 1140: /* stsmaxlh */
338 case 1071: /* ldsmaxlh */
339 value = 1071; /* --> ldsmaxlh. */
340 break;
341 case 1141: /* stsmaxl */
342 case 1074: /* ldsmaxl */
343 value = 1074; /* --> ldsmaxl. */
344 break;
345 case 1142: /* stsminb */
346 case 1076: /* ldsminb */
347 value = 1076; /* --> ldsminb. */
348 break;
349 case 1143: /* stsminh */
350 case 1077: /* ldsminh */
351 value = 1077; /* --> ldsminh. */
352 break;
353 case 1144: /* stsmin */
354 case 1078: /* ldsmin */
355 value = 1078; /* --> ldsmin. */
356 break;
357 case 1145: /* stsminlb */
358 case 1080: /* ldsminlb */
359 value = 1080; /* --> ldsminlb. */
360 break;
361 case 1146: /* stsminlh */
362 case 1083: /* ldsminlh */
363 value = 1083; /* --> ldsminlh. */
364 break;
365 case 1147: /* stsminl */
366 case 1086: /* ldsminl */
367 value = 1086; /* --> ldsminl. */
368 break;
369 case 1148: /* stumaxb */
370 case 1088: /* ldumaxb */
371 value = 1088; /* --> ldumaxb. */
372 break;
373 case 1149: /* stumaxh */
374 case 1089: /* ldumaxh */
375 value = 1089; /* --> ldumaxh. */
376 break;
377 case 1150: /* stumax */
378 case 1090: /* ldumax */
379 value = 1090; /* --> ldumax. */
380 break;
381 case 1151: /* stumaxlb */
382 case 1092: /* ldumaxlb */
383 value = 1092; /* --> ldumaxlb. */
384 break;
385 case 1152: /* stumaxlh */
386 case 1095: /* ldumaxlh */
387 value = 1095; /* --> ldumaxlh. */
388 break;
389 case 1153: /* stumaxl */
390 case 1098: /* ldumaxl */
391 value = 1098; /* --> ldumaxl. */
392 break;
393 case 1154: /* stuminb */
394 case 1100: /* lduminb */
395 value = 1100; /* --> lduminb. */
396 break;
397 case 1155: /* stuminh */
398 case 1101: /* lduminh */
399 value = 1101; /* --> lduminh. */
400 break;
401 case 1156: /* stumin */
402 case 1102: /* ldumin */
403 value = 1102; /* --> ldumin. */
404 break;
405 case 1157: /* stuminlb */
406 case 1104: /* lduminlb */
407 value = 1104; /* --> lduminlb. */
408 break;
409 case 1158: /* stuminlh */
410 case 1107: /* lduminlh */
411 value = 1107; /* --> lduminlh. */
412 break;
413 case 1159: /* stuminl */
414 case 1110: /* lduminl */
415 value = 1110; /* --> lduminl. */
416 break;
417 case 1161: /* mov */
418 case 1160: /* movn */
419 value = 1160; /* --> movn. */
420 break;
421 case 1163: /* mov */
422 case 1162: /* movz */
423 value = 1162; /* --> movz. */
424 break;
68dfbb92
SD
425 case 1205: /* autibsp */
426 case 1204: /* autibz */
427 case 1203: /* autiasp */
428 case 1202: /* autiaz */
429 case 1201: /* pacibsp */
430 case 1200: /* pacibz */
431 case 1199: /* paciasp */
432 case 1198: /* paciaz */
13c60ad7
SD
433 case 1182: /* psb */
434 case 1181: /* esb */
435 case 1180: /* autib1716 */
436 case 1179: /* autia1716 */
437 case 1178: /* pacib1716 */
438 case 1177: /* pacia1716 */
439 case 1176: /* xpaclri */
440 case 1175: /* sevl */
441 case 1174: /* sev */
442 case 1173: /* wfi */
443 case 1172: /* wfe */
444 case 1171: /* yield */
445 case 1170: /* csdb */
446 case 1169: /* nop */
447 case 1168: /* hint */
448 value = 1168; /* --> hint. */
449 break;
450 case 1186: /* pssbb */
451 case 1185: /* ssbb */
452 case 1184: /* dsb */
453 value = 1184; /* --> dsb. */
454 break;
68dfbb92
SD
455 case 1194: /* tlbi */
456 case 1193: /* ic */
457 case 1192: /* dc */
458 case 1191: /* at */
459 case 1190: /* sys */
460 value = 1190; /* --> sys. */
13c60ad7 461 break;
68dfbb92
SD
462 case 2003: /* bic */
463 case 1253: /* and */
464 value = 1253; /* --> and. */
13c60ad7 465 break;
68dfbb92
SD
466 case 1236: /* mov */
467 case 1255: /* and */
468 value = 1255; /* --> and. */
13c60ad7 469 break;
68dfbb92
SD
470 case 1240: /* movs */
471 case 1256: /* ands */
472 value = 1256; /* --> ands. */
13c60ad7 473 break;
68dfbb92
SD
474 case 2004: /* cmple */
475 case 1291: /* cmpge */
476 value = 1291; /* --> cmpge. */
13c60ad7 477 break;
68dfbb92
SD
478 case 2007: /* cmplt */
479 case 1294: /* cmpgt */
480 value = 1294; /* --> cmpgt. */
13c60ad7 481 break;
68dfbb92
SD
482 case 2005: /* cmplo */
483 case 1296: /* cmphi */
484 value = 1296; /* --> cmphi. */
13c60ad7 485 break;
68dfbb92
SD
486 case 2006: /* cmpls */
487 case 1299: /* cmphs */
488 value = 1299; /* --> cmphs. */
13c60ad7 489 break;
68dfbb92 490 case 1233: /* mov */
13c60ad7
SD
491 case 1321: /* cpy */
492 value = 1321; /* --> cpy. */
493 break;
68dfbb92 494 case 1235: /* mov */
13c60ad7
SD
495 case 1322: /* cpy */
496 value = 1322; /* --> cpy. */
c2c4ff8d 497 break;
68dfbb92
SD
498 case 2014: /* fmov */
499 case 1238: /* mov */
500 case 1323: /* cpy */
501 value = 1323; /* --> cpy. */
74f5402d 502 break;
68dfbb92 503 case 1228: /* mov */
13c60ad7
SD
504 case 1335: /* dup */
505 value = 1335; /* --> dup. */
cde3679e 506 break;
68dfbb92
SD
507 case 1230: /* mov */
508 case 1227: /* mov */
13c60ad7
SD
509 case 1336: /* dup */
510 value = 1336; /* --> dup. */
74f5402d 511 break;
68dfbb92
SD
512 case 2013: /* fmov */
513 case 1232: /* mov */
514 case 1337: /* dup */
515 value = 1337; /* --> dup. */
74f5402d 516 break;
68dfbb92
SD
517 case 1231: /* mov */
518 case 1338: /* dupm */
519 value = 1338; /* --> dupm. */
ee804238 520 break;
68dfbb92
SD
521 case 2008: /* eon */
522 case 1340: /* eor */
523 value = 1340; /* --> eor. */
74f5402d 524 break;
68dfbb92
SD
525 case 1241: /* not */
526 case 1342: /* eor */
527 value = 1342; /* --> eor. */
74f5402d 528 break;
68dfbb92
SD
529 case 1242: /* nots */
530 case 1343: /* eors */
531 value = 1343; /* --> eors. */
74f5402d 532 break;
68dfbb92
SD
533 case 2009: /* facle */
534 case 1348: /* facge */
535 value = 1348; /* --> facge. */
74f5402d 536 break;
68dfbb92
SD
537 case 2010: /* faclt */
538 case 1349: /* facgt */
539 value = 1349; /* --> facgt. */
74f5402d 540 break;
68dfbb92
SD
541 case 2011: /* fcmle */
542 case 1362: /* fcmge */
543 value = 1362; /* --> fcmge. */
3f06e550 544 break;
68dfbb92
SD
545 case 2012: /* fcmlt */
546 case 1364: /* fcmgt */
547 value = 1364; /* --> fcmgt. */
28617675 548 break;
68dfbb92
SD
549 case 1225: /* fmov */
550 case 1370: /* fcpy */
551 value = 1370; /* --> fcpy. */
c84364ec 552 break;
68dfbb92
SD
553 case 1224: /* fmov */
554 case 1393: /* fdup */
555 value = 1393; /* --> fdup. */
c2c4ff8d 556 break;
68dfbb92 557 case 1226: /* mov */
13c60ad7
SD
558 case 1724: /* orr */
559 value = 1724; /* --> orr. */
28617675 560 break;
68dfbb92
SD
561 case 2015: /* orn */
562 case 1725: /* orr */
563 value = 1725; /* --> orr. */
c2c4ff8d 564 break;
68dfbb92
SD
565 case 1229: /* mov */
566 case 1727: /* orr */
567 value = 1727; /* --> orr. */
ccfc90a3 568 break;
68dfbb92
SD
569 case 1239: /* movs */
570 case 1728: /* orrs */
571 value = 1728; /* --> orrs. */
cde3679e 572 break;
68dfbb92 573 case 1234: /* mov */
13c60ad7
SD
574 case 1790: /* sel */
575 value = 1790; /* --> sel. */
be2e7d95 576 break;
68dfbb92
SD
577 case 1237: /* mov */
578 case 1791: /* sel */
579 value = 1791; /* --> sel. */
580 break;
a06ea964
NC
581 default: return NULL;
582 }
583
584 return aarch64_opcode_table + value;
585}
586
561a72d4 587bfd_boolean
a06ea964
NC
588aarch64_insert_operand (const aarch64_operand *self,
589 const aarch64_opnd_info *info,
561a72d4
TC
590 aarch64_insn *code, const aarch64_inst *inst,
591 aarch64_operand_error *errors)
a06ea964
NC
592{
593 /* Use the index as the key. */
594 int key = self - aarch64_operands;
595 switch (key)
596 {
597 case 1:
598 case 2:
599 case 3:
600 case 4:
601 case 5:
602 case 6:
603 case 7:
604 case 8:
605 case 9:
606 case 10:
c84364ec 607 case 11:
a06ea964
NC
608 case 15:
609 case 16:
ee804238 610 case 17:
c84364ec 611 case 18:
a06ea964
NC
612 case 20:
613 case 21:
614 case 22:
615 case 23:
616 case 24:
617 case 25:
618 case 26:
ee804238 619 case 27:
c84364ec 620 case 28:
f42f1a1d 621 case 29:
c2c4ff8d 622 case 153:
582e12bf
RS
623 case 154:
624 case 155:
625 case 156:
f42f1a1d
TC
626 case 157:
627 case 158:
628 case 159:
629 case 160:
c8d59609 630 case 161:
369c9167 631 case 162:
3f06e550 632 case 175:
582e12bf
RS
633 case 176:
634 case 177:
f42f1a1d
TC
635 case 178:
636 case 179:
637 case 180:
582e12bf 638 case 181:
c8d59609 639 case 182:
369c9167
TC
640 case 183:
641 case 187:
642 case 190:
561a72d4 643 return aarch64_ins_regno (self, info, code, inst, errors);
ee804238 644 case 13:
561a72d4 645 return aarch64_ins_reg_extended (self, info, code, inst, errors);
c84364ec 646 case 14:
561a72d4 647 return aarch64_ins_reg_shifted (self, info, code, inst, errors);
c84364ec 648 case 19:
561a72d4 649 return aarch64_ins_ft (self, info, code, inst, errors);
a06ea964 650 case 30:
a06ea964 651 case 31:
a06ea964 652 case 32:
a06ea964 653 case 33:
369c9167
TC
654 case 192:
655 return aarch64_ins_reglane (self, info, code, inst, errors);
ee804238 656 case 34:
369c9167 657 return aarch64_ins_reglist (self, info, code, inst, errors);
c84364ec 658 case 35:
369c9167 659 return aarch64_ins_ldst_reglist (self, info, code, inst, errors);
a6a51754 660 case 36:
369c9167 661 return aarch64_ins_ldst_reglist_r (self, info, code, inst, errors);
a6a51754 662 case 37:
369c9167 663 return aarch64_ins_ldst_elemlist (self, info, code, inst, errors);
c84364ec 664 case 38:
f42f1a1d
TC
665 case 39:
666 case 40:
369c9167 667 case 41:
a06ea964
NC
668 case 51:
669 case 52:
670 case 53:
671 case 54:
672 case 55:
673 case 56:
674 case 57:
ee804238 675 case 58:
e950b345 676 case 59:
c84364ec 677 case 60:
f42f1a1d
TC
678 case 61:
679 case 62:
680 case 63:
369c9167 681 case 64:
f42f1a1d
TC
682 case 76:
683 case 77:
684 case 78:
369c9167
TC
685 case 79:
686 case 150:
687 case 152:
582e12bf
RS
688 case 167:
689 case 168:
f42f1a1d
TC
690 case 169:
691 case 170:
692 case 171:
693 case 172:
c8d59609 694 case 173:
369c9167 695 case 174:
561a72d4 696 return aarch64_ins_imm (self, info, code, inst, errors);
ee804238 697 case 42:
c84364ec 698 case 43:
369c9167 699 return aarch64_ins_advsimd_imm_shift (self, info, code, inst, errors);
f42f1a1d
TC
700 case 44:
701 case 45:
369c9167 702 case 46:
561a72d4 703 return aarch64_ins_advsimd_imm_modified (self, info, code, inst, errors);
369c9167
TC
704 case 50:
705 case 141:
561a72d4 706 return aarch64_ins_fpimm (self, info, code, inst, errors);
f42f1a1d 707 case 65:
369c9167
TC
708 case 148:
709 return aarch64_ins_limm (self, info, code, inst, errors);
e950b345 710 case 66:
369c9167 711 return aarch64_ins_aimm (self, info, code, inst, errors);
c84364ec 712 case 67:
369c9167
TC
713 return aarch64_ins_imm_half (self, info, code, inst, errors);
714 case 68:
561a72d4 715 return aarch64_ins_fbits (self, info, code, inst, errors);
c2c4ff8d 716 case 70:
f42f1a1d 717 case 71:
369c9167
TC
718 case 146:
719 return aarch64_ins_imm_rotate2 (self, info, code, inst, errors);
f42f1a1d 720 case 72:
369c9167
TC
721 case 145:
722 return aarch64_ins_imm_rotate1 (self, info, code, inst, errors);
f42f1a1d 723 case 73:
369c9167 724 case 74:
561a72d4 725 return aarch64_ins_cond (self, info, code, inst, errors);
c2c4ff8d 726 case 80:
369c9167
TC
727 case 87:
728 return aarch64_ins_addr_simple (self, info, code, inst, errors);
a06ea964 729 case 81:
369c9167 730 return aarch64_ins_addr_regoff (self, info, code, inst, errors);
a06ea964 731 case 82:
f42f1a1d 732 case 83:
a06ea964 733 case 84:
369c9167 734 return aarch64_ins_addr_simm (self, info, code, inst, errors);
a06ea964 735 case 85:
369c9167
TC
736 return aarch64_ins_addr_simm10 (self, info, code, inst, errors);
737 case 86:
561a72d4 738 return aarch64_ins_addr_uimm12 (self, info, code, inst, errors);
1e6f4800 739 case 88:
369c9167 740 return aarch64_ins_addr_offset (self, info, code, inst, errors);
4df068de 741 case 89:
369c9167 742 return aarch64_ins_simd_addr_post (self, info, code, inst, errors);
2442d846 743 case 90:
369c9167 744 return aarch64_ins_sysreg (self, info, code, inst, errors);
4df068de 745 case 91:
369c9167 746 return aarch64_ins_pstatefield (self, info, code, inst, errors);
4df068de 747 case 92:
4df068de
RS
748 case 93:
749 case 94:
750 case 95:
369c9167 751 return aarch64_ins_sysins_op (self, info, code, inst, errors);
4df068de
RS
752 case 96:
753 case 97:
369c9167 754 return aarch64_ins_barrier (self, info, code, inst, errors);
4df068de 755 case 98:
369c9167 756 return aarch64_ins_prfop (self, info, code, inst, errors);
4df068de 757 case 99:
369c9167 758 return aarch64_ins_hint (self, info, code, inst, errors);
4df068de 759 case 100:
369c9167 760 return aarch64_ins_sve_addr_ri_s4 (self, info, code, inst, errors);
4df068de
RS
761 case 101:
762 case 102:
763 case 103:
764 case 104:
369c9167 765 return aarch64_ins_sve_addr_ri_s4xvl (self, info, code, inst, errors);
4df068de 766 case 105:
369c9167 767 return aarch64_ins_sve_addr_ri_s6xvl (self, info, code, inst, errors);
f11ad6bc 768 case 106:
369c9167 769 return aarch64_ins_sve_addr_ri_s9xvl (self, info, code, inst, errors);
2442d846 770 case 107:
4df068de 771 case 108:
2442d846 772 case 109:
4df068de 773 case 110:
369c9167 774 return aarch64_ins_sve_addr_ri_u6 (self, info, code, inst, errors);
4df068de
RS
775 case 111:
776 case 112:
4df068de
RS
777 case 113:
778 case 114:
779 case 115:
780 case 116:
4df068de 781 case 117:
4df068de 782 case 118:
4df068de 783 case 119:
98907a70 784 case 120:
4df068de 785 case 121:
98907a70 786 case 122:
98907a70 787 case 123:
369c9167 788 return aarch64_ins_sve_addr_rr_lsl (self, info, code, inst, errors);
98907a70 789 case 124:
98907a70 790 case 125:
e950b345 791 case 126:
98907a70 792 case 127:
e950b345 793 case 128:
c84364ec 794 case 129:
3f06e550 795 case 130:
c2c4ff8d 796 case 131:
369c9167 797 return aarch64_ins_sve_addr_rz_xtw (self, info, code, inst, errors);
165d4950 798 case 132:
e950b345 799 case 133:
582e12bf 800 case 134:
f42f1a1d 801 case 135:
369c9167 802 return aarch64_ins_sve_addr_zi_u5 (self, info, code, inst, errors);
c2c4ff8d 803 case 136:
369c9167 804 return aarch64_ins_sve_addr_zz_lsl (self, info, code, inst, errors);
c2c4ff8d 805 case 137:
369c9167 806 return aarch64_ins_sve_addr_zz_sxtw (self, info, code, inst, errors);
c2c4ff8d 807 case 138:
369c9167 808 return aarch64_ins_sve_addr_zz_uxtw (self, info, code, inst, errors);
c8d59609 809 case 139:
369c9167
TC
810 return aarch64_ins_sve_aimm (self, info, code, inst, errors);
811 case 140:
561a72d4 812 return aarch64_ins_sve_asimm (self, info, code, inst, errors);
f42f1a1d 813 case 142:
369c9167 814 return aarch64_ins_sve_float_half_one (self, info, code, inst, errors);
c8d59609 815 case 143:
369c9167
TC
816 return aarch64_ins_sve_float_half_two (self, info, code, inst, errors);
817 case 144:
561a72d4 818 return aarch64_ins_sve_float_zero_one (self, info, code, inst, errors);
369c9167 819 case 147:
561a72d4 820 return aarch64_ins_inv_limm (self, info, code, inst, errors);
369c9167 821 case 149:
561a72d4 822 return aarch64_ins_sve_limm_mov (self, info, code, inst, errors);
369c9167 823 case 151:
561a72d4 824 return aarch64_ins_sve_scale (self, info, code, inst, errors);
f42f1a1d
TC
825 case 163:
826 case 164:
369c9167 827 return aarch64_ins_sve_shlimm (self, info, code, inst, errors);
c8d59609 828 case 165:
369c9167 829 case 166:
561a72d4 830 return aarch64_ins_sve_shrimm (self, info, code, inst, errors);
f42f1a1d 831 case 184:
c8d59609 832 case 185:
369c9167 833 case 186:
561a72d4 834 return aarch64_ins_sve_quad_index (self, info, code, inst, errors);
c8d59609 835 case 188:
369c9167
TC
836 return aarch64_ins_sve_index (self, info, code, inst, errors);
837 case 189:
838 case 191:
561a72d4 839 return aarch64_ins_sve_reglist (self, info, code, inst, errors);
a06ea964
NC
840 default: assert (0); abort ();
841 }
842}
This page took 0.427742 seconds and 4 git commands to generate.