projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
* lib/ld-lib.exp (run_dump_test): For options "warning" and
[deliverable/binutils-gdb.git] / opcodes / rx-decode.opc
CommitLineData
c7927a3c
NC		 1/* -*- c -*- */
2#include <stdio.h>
3#include <stdlib.h>
4#include <string.h>
5
6#include "config.h"
7#include "ansidecl.h"
8#include "opcode/rx.h"
9
10#define RX_OPCODE_BIG_ENDIAN 0
11
12typedef struct
13{
14 RX_Opcode_Decoded * rx;
15 int (* getbyte)(void *);
16 void * ptr;
17 unsigned char * op;
18} LocalData;
19
20static int trace = 0;
21
22#define BSIZE 0
23#define WSIZE 1
24#define LSIZE 2
25
26/* These are for when the upper bits are "don't care" or "undefined". */
27static int bwl[] =
28{
29 RX_Byte,
30 RX_Word,
31 RX_Long
32};
33
34static int sbwl[] =
35{
36 RX_SByte,
37 RX_SWord,
38 RX_Long
39};
40
41static int ubwl[] =
42{
43 RX_UByte,
44 RX_UWord,
45 RX_Long
46};
47
48static int memex[] =
49{
50 RX_SByte,
51 RX_SWord,
52 RX_Long,
53 RX_UWord
54};
55
56#define ID(x) rx->id = RXO_##x
57#define OP(n,t,r,a) (rx->op[n].type = t, \
58 rx->op[n].reg = r, \
59 rx->op[n].addend = a )
60#define OPs(n,t,r,a,s) (OP (n,t,r,a), \
61 rx->op[n].size = s )
62
63/* This is for the BWL and BW bitfields. */
64static int SCALE[] = { 1, 2, 4 };
65/* This is for the prefix size enum. */
66static int PSCALE[] = { 4, 1, 1, 1, 2, 2, 2, 3, 4 };
67
68static int flagmap[] = {0, 1, 2, 3, 0, 0, 0, 0,
69 16, 17, 0, 0, 0, 0, 0, 0 };
70
71static int dsp3map[] = { 8, 9, 10, 3, 4, 5, 6, 7 };
72
73/*
74 *C a constant (immediate) c
75 *R A register
76 *I Register indirect, no offset
77 *Is Register indirect, with offset
78 *D standard displacement: type (r,[r],dsp8,dsp16 code), register, BWL code
79 *P standard displacement: type (r,[r]), reg, assumes UByte
80 *Pm memex displacement: type (r,[r]), reg, memex code
81 *cc condition code. */
82
83#define DC(c) OP (0, RX_Operand_Immediate, 0, c)
84#define DR(r) OP (0, RX_Operand_Register, r, 0)
85#define DI(r,a) OP (0, RX_Operand_Indirect, r, a)
86#define DIs(r,a,s) OP (0, RX_Operand_Indirect, r, (a) * SCALE[s])
87#define DD(t,r,s) rx_disp (0, t, r, bwl[s], ld);
88#define DF(r) OP (0, RX_Operand_Flag, flagmap[r], 0)
89
90#define SC(i) OP (1, RX_Operand_Immediate, 0, i)
91#define SR(r) OP (1, RX_Operand_Register, r, 0)
f9c7014e 92#define SRR(r) OP (1, RX_Operand_TwoReg, r, 0)
c7927a3c
NC		 93#define SI(r,a) OP (1, RX_Operand_Indirect, r, a)
94#define SIs(r,a,s) OP (1, RX_Operand_Indirect, r, (a) * SCALE[s])
95#define SD(t,r,s) rx_disp (1, t, r, bwl[s], ld);
96#define SP(t,r) rx_disp (1, t, r, (t!=3) ? RX_UByte : RX_Long, ld); P(t, 1);
97#define SPm(t,r,m) rx_disp (1, t, r, memex[m], ld); rx->op[1].size = memex[m];
98#define Scc(cc) OP (1, RX_Operand_Condition, cc, 0)
99
100#define S2C(i) OP (2, RX_Operand_Immediate, 0, i)
101#define S2R(r) OP (2, RX_Operand_Register, r, 0)
102#define S2I(r,a) OP (2, RX_Operand_Indirect, r, a)
103#define S2Is(r,a,s) OP (2, RX_Operand_Indirect, r, (a) * SCALE[s])
104#define S2D(t,r,s) rx_disp (2, t, r, bwl[s], ld);
105#define S2P(t,r) rx_disp (2, t, r, (t!=3) ? RX_UByte : RX_Long, ld); P(t, 2);
106#define S2Pm(t,r,m) rx_disp (2, t, r, memex[m], ld); rx->op[2].size = memex[m];
107#define S2cc(cc) OP (2, RX_Operand_Condition, cc, 0)
108
109#define BWL(sz) rx->op[0].size = rx->op[1].size = rx->op[2].size = rx->size = bwl[sz]
110#define sBWL(sz) rx->op[0].size = rx->op[1].size = rx->op[2].size = rx->size = sbwl[sz]
111#define uBWL(sz) rx->op[0].size = rx->op[1].size = rx->op[2].size = rx->size = ubwl[sz]
112#define P(t, n) rx->op[n].size = (t!=3) ? RX_UByte : RX_Long;
113
114#define F(f) store_flags(rx, f)
115
116#define AU ATTRIBUTE_UNUSED
117#define GETBYTE() (ld->op [ld->rx->n_bytes++] = ld->getbyte (ld->ptr))
118
119#define SYNTAX(x) rx->syntax = x
120
121#define UNSUPPORTED() \
122 rx->syntax = "*unknown*"
123
124#define IMM(sf) immediate (sf, 0, ld)
125#define IMMex(sf) immediate (sf, 1, ld)
126
127static int
128immediate (int sfield, int ex, LocalData * ld)
129{
130 unsigned long i = 0, j;
131
132 switch (sfield)
133 {
134#define B ((unsigned long) GETBYTE())
135 case 0:
136#if RX_OPCODE_BIG_ENDIAN
137 i = B;
138 if (ex && (i & 0x80))
139 i -= 0x100;
140 i <<= 24;
141 i |= B << 16;
142 i |= B << 8;
143 i |= B;
144#else
145 i = B;
146 i |= B << 8;
147 i |= B << 16;
148 j = B;
149 if (ex && (j & 0x80))
150 j -= 0x100;
151 i |= j << 24;
152#endif
153 break;
154 case 3:
155#if RX_OPCODE_BIG_ENDIAN
156 i = B << 16;
157 i |= B << 8;
158 i |= B;
159#else
160 i = B;
161 i |= B << 8;
162 i |= B << 16;
163#endif
164 if (ex && (i & 0x800000))
165 i -= 0x1000000;
166 break;
167 case 2:
168#if RX_OPCODE_BIG_ENDIAN
169 i |= B << 8;
170 i |= B;
171#else
172 i |= B;
173 i |= B << 8;
174#endif
175 if (ex && (i & 0x8000))
176 i -= 0x10000;
177 break;
178 case 1:
179 i |= B;
180 if (ex && (i & 0x80))
181 i -= 0x100;
182 break;
183 default:
184 abort();
185 }
186 return i;
187}
188
189static void
190rx_disp (int n, int type, int reg, int size, LocalData * ld)
191{
192 int disp;
193
194 ld->rx->op[n].reg = reg;
195 switch (type)
196 {
197 case 3:
198 ld->rx->op[n].type = RX_Operand_Register;
199 break;
200 case 0:
201 ld->rx->op[n].type = RX_Operand_Indirect;
202 ld->rx->op[n].addend = 0;
203 break;
204 case 1:
205 ld->rx->op[n].type = RX_Operand_Indirect;
206 disp = GETBYTE ();
207 ld->rx->op[n].addend = disp * PSCALE[size];
208 break;
209 case 2:
210 ld->rx->op[n].type = RX_Operand_Indirect;
211 disp = GETBYTE ();
212#if RX_OPCODE_BIG_ENDIAN
213 disp = disp * 256 + GETBYTE ();
214#else
215 disp = disp + GETBYTE () * 256;
216#endif
217 ld->rx->op[n].addend = disp * PSCALE[size];
218 break;
219 default:
220 abort ();
221 }
222}
223
3cf79a01
DD		 224#define xO 8
225#define xS 4
226#define xZ 2
227#define xC 1
228
229#define F_____
230#define F___ZC rx->flags_0 = rx->flags_s = xZ|xC;
231#define F__SZ_ rx->flags_0 = rx->flags_s = xS|xZ;
232#define F__SZC rx->flags_0 = rx->flags_s = xS|xZ|xC;
233#define F_0SZC rx->flags_0 = xO|xS|xZ|xC; rx->flags_s = xS|xZ|xC;
234#define F_O___ rx->flags_0 = rx->flags_s = xO;
235#define F_OS__ rx->flags_0 = rx->flags_s = xO|xS;
236#define F_OSZ_ rx->flags_0 = rx->flags_s = xO|xS|xZ;
237#define F_OSZC rx->flags_0 = rx->flags_s = xO|xS|xZ|xC;
c7927a3c
NC		 238
239int
240rx_decode_opcode (unsigned long pc AU,
241 RX_Opcode_Decoded * rx,
242 int (* getbyte)(void *),
243 void * ptr)
244{
245 LocalData lds, * ld = &lds;
246 unsigned char op[20] = {0};
247
248 lds.rx = rx;
249 lds.getbyte = getbyte;
250 lds.ptr = ptr;
251 lds.op = op;
252
253 memset (rx, 0, sizeof (*rx));
254 BWL(LSIZE);
255
256/** VARY sz 00 01 10 */
257
258/*----------------------------------------------------------------------*/
259/* MOV */
260
261/** 0111 0101 0100 rdst mov%s #%1, %0 */
3cf79a01 262 ID(mov); DR(rdst); SC(IMM (1)); F_____;
c7927a3c
NC		 263
264/** 1111 10sd rdst im sz mov%s #%1, %0 */
78e98aab
DD		 265 ID(mov); DD(sd, rdst, sz);
266 if ((im == 1 && sz == 0)
267 || (im == 2 && sz == 1)
268 || (im == 0 && sz == 2))
269 {
270 BWL (sz);
271 SC(IMM(im));
272 }
273 else
274 {
275 sBWL (sz);
276 SC(IMMex(im));
277 }
278 F_____;
c7927a3c
NC		 279
280/** 0110 0110 immm rdst mov%s #%1, %0 */
3cf79a01 281 ID(mov); DR(rdst); SC(immm); F_____;
c7927a3c
NC		 282
283/** 0011 11sz d dst sppp mov%s #%1, %0 */
3cf79a01 284 ID(mov); sBWL (sz); DIs(dst, d*16+sppp, sz); SC(IMM(1)); F_____;
c7927a3c
NC		 285
286/** 11sz sd ss rsrc rdst mov%s %1, %0 */
f9c7014e 287 if (ss == 3 && sz == 2 && rsrc == 0 && rdst == 0)
c7927a3c 288 {
f9c7014e 289 ID(nop2);
9887672f 290 rx->syntax = "nop";
c7927a3c
NC		 291 }
292 else
293 {
f9c7014e
DD		 294 ID(mov); sBWL(sz); F_____;
295 if ((ss == 3) && (sd != 3))
296 {
297 SD(ss, rdst, sz); DD(sd, rsrc, sz);
298 }
299 else
300 {
301 SD(ss, rsrc, sz); DD(sd, rdst, sz);
302 }
c7927a3c
NC		 303 }
304
305/** 10sz 1dsp a src b dst mov%s %1, %0 */
3cf79a01 306 ID(mov); sBWL(sz); DR(dst); SIs(src, dsp*4+a*2+b, sz); F_____;
c7927a3c
NC		 307
308/** 10sz 0dsp a dst b src mov%s %1, %0 */
3cf79a01 309 ID(mov); sBWL(sz); DIs(dst, dsp*4+a*2+b, sz); SR(src); F_____;
c7927a3c
NC		 310
311/** 1111 1110 01sz isrc bsrc rdst mov%s [%1, %2], %0 */
f9c7014e 312 ID(movbi); sBWL(sz); DR(rdst); SRR(isrc); S2R(bsrc); F_____;
c7927a3c
NC		 313
314/** 1111 1110 00sz isrc bsrc rdst mov%s %0, [%1, %2] */
f9c7014e 315 ID(movbir); sBWL(sz); DR(rdst); SRR(isrc); S2R(bsrc); F_____;
c7927a3c
NC		 316
317/** 1111 1110 11sz isrc bsrc rdst movu%s [%1, %2], %0 */
f9c7014e 318 ID(movbi); uBWL(sz); DR(rdst); SRR(isrc); S2R(bsrc); F_____;
c7927a3c
NC		 319
320/** 1111 1101 0010 0p sz rdst rsrc mov%s %1, %0 */
3cf79a01 321 ID(mov); sBWL (sz); SR(rsrc); F_____;
c7927a3c
NC		 322 OP(0, p ? RX_Operand_Predec : RX_Operand_Postinc, rdst, 0);
323
324/** 1111 1101 0010 1p sz rsrc rdst mov%s %1, %0 */
3cf79a01 325 ID(mov); sBWL (sz); DR(rdst); F_____;
c7927a3c
NC		 326 OP(1, p ? RX_Operand_Predec : RX_Operand_Postinc, rsrc, 0);
327
328/** 1011 w dsp a src b dst movu%s %1, %0 */
3cf79a01 329 ID(mov); uBWL(w); DR(dst); SIs(src, dsp*4+a*2+b, w); F_____;
c7927a3c
NC		 330
331/** 0101 1 s ss rsrc rdst movu%s %1, %0 */
3cf79a01 332 ID(mov); uBWL(s); SD(ss, rsrc, s); DR(rdst); F_____;
c7927a3c
NC		 333
334/** 1111 1101 0011 1p sz rsrc rdst movu%s %1, %0 */
3cf79a01 335 ID(mov); uBWL (sz); DR(rdst); F_____;
c7927a3c
NC		 336 OP(1, p ? RX_Operand_Predec : RX_Operand_Postinc, rsrc, 0);
337
338/*----------------------------------------------------------------------*/
339/* PUSH/POP */
340
341/** 0110 1111 dsta dstb popm %1-%2 */
3cf79a01 342 ID(popm); SR(dsta); S2R(dstb); F_____;
c7927a3c
NC		 343
344/** 0110 1110 dsta dstb pushm %1-%2 */
3cf79a01 345 ID(pushm); SR(dsta); S2R(dstb); F_____;
c7927a3c
NC		 346
347/** 0111 1110 1011 rdst pop %0 */
3cf79a01 348 ID(mov); OP(1, RX_Operand_Postinc, 0, 0); DR(rdst); F_____;
c7927a3c
NC		 349
350/** 0111 1110 10sz rsrc push%s %1 */
3cf79a01 351 ID(mov); BWL(sz); OP(0, RX_Operand_Predec, 0, 0); SR(rsrc); F_____;
c7927a3c
NC		 352
353/** 1111 01ss rsrc 10sz push%s %1 */
3cf79a01 354 ID(mov); BWL(sz); OP(0, RX_Operand_Predec, 0, 0); SD(ss, rsrc, sz); F_____;
c7927a3c
NC		 355
356/*----------------------------------------------------------------------*/
357/* XCHG */
358
359/** 1111 1100 0100 00ss rsrc rdst xchg %1%S1, %0 */
360 ID(xchg); DR(rdst); SP(ss, rsrc);
361
362/** 0000 0110 mx10 00ss 0001 0000 rsrc rdst xchg %1%S1, %0 */
363 ID(xchg); DR(rdst); SPm(ss, rsrc, mx);
364
365/*----------------------------------------------------------------------*/
366/* STZ/STNZ */
367
368/** 1111 1101 0111 im00 1110rdst stz #%1, %0 */
369 ID(stcc); SC(IMMex(im)); DR(rdst); S2cc(RXC_z);
370
371/** 1111 1101 0111 im00 1111rdst stnz #%1, %0 */
372 ID(stcc); SC(IMMex(im)); DR(rdst); S2cc(RXC_nz);
373
374/*----------------------------------------------------------------------*/
375/* RTSD */
376
377/** 0110 0111 rtsd #%1 */
378 ID(rtsd); SC(IMM(1) * 4);
379
380/** 0011 1111 rega regb rtsd #%1, %2-%0 */
381 ID(rtsd); SC(IMM(1) * 4); S2R(rega); DR(regb);
382
383/*----------------------------------------------------------------------*/
384/* AND */
385
386/** 0110 0100 immm rdst and #%1, %0 */
3cf79a01 387 ID(and); SC(immm); DR(rdst); F__SZ_;
c7927a3c
NC		 388
389/** 0111 01im 0010 rdst and #%1, %0 */
3cf79a01 390 ID(and); SC(IMMex(im)); DR(rdst); F__SZ_;
c7927a3c
NC		 391
392/** 0101 00ss rsrc rdst and %1%S1, %0 */
3cf79a01 393 ID(and); SP(ss, rsrc); DR(rdst); F__SZ_;
c7927a3c
NC		 394
395/** 0000 0110 mx01 00ss rsrc rdst and %1%S1, %0 */
3cf79a01 396 ID(and); SPm(ss, rsrc, mx); DR(rdst); F__SZ_;
c7927a3c
NC		 397
398/** 1111 1111 0100 rdst srca srcb and %2, %1, %0 */
3cf79a01 399 ID(and); DR(rdst); SR(srcb); S2R(srca); F__SZ_;
c7927a3c
NC		 400
401/*----------------------------------------------------------------------*/
402/* OR */
403
404/** 0110 0101 immm rdst or #%1, %0 */
3cf79a01 405 ID(or); SC(immm); DR(rdst); F__SZ_;
c7927a3c
NC		 406
407/** 0111 01im 0011 rdst or #%1, %0 */
3cf79a01 408 ID(or); SC(IMMex(im)); DR(rdst); F__SZ_;
c7927a3c
NC		 409
410/** 0101 01ss rsrc rdst or %1%S1, %0 */
3cf79a01 411 ID(or); SP(ss, rsrc); DR(rdst); F__SZ_;
c7927a3c
NC		 412
413/** 0000 0110 mx01 01ss rsrc rdst or %1%S1, %0 */
3cf79a01 414 ID(or); SPm(ss, rsrc, mx); DR(rdst); F__SZ_;
c7927a3c
NC		 415
416/** 1111 1111 0101 rdst srca srcb or %2, %1, %0 */
3cf79a01 417 ID(or); DR(rdst); SR(srcb); S2R(srca); F__SZ_;
c7927a3c
NC		 418
419/*----------------------------------------------------------------------*/
420/* XOR */
421
422/** 1111 1101 0111 im00 1101rdst xor #%1, %0 */
3cf79a01 423 ID(xor); SC(IMMex(im)); DR(rdst); F__SZ_;
c7927a3c
NC		 424
425/** 1111 1100 0011 01ss rsrc rdst xor %1%S1, %0 */
3cf79a01 426 ID(xor); SP(ss, rsrc); DR(rdst); F__SZ_;
c7927a3c
NC		 427
428/** 0000 0110 mx10 00ss 0000 1101 rsrc rdst xor %1%S1, %0 */
3cf79a01 429 ID(xor); SPm(ss, rsrc, mx); DR(rdst); F__SZ_;
c7927a3c
NC		 430
431/*----------------------------------------------------------------------*/
432/* NOT */
433
434/** 0111 1110 0000 rdst not %0 */
3cf79a01 435 ID(xor); DR(rdst); SR(rdst); S2C(~0); F__SZ_;
c7927a3c
NC		 436
437/** 1111 1100 0011 1011 rsrc rdst not %1, %0 */
3cf79a01 438 ID(xor); DR(rdst); SR(rsrc); S2C(~0); F__SZ_;
c7927a3c
NC		 439
440/*----------------------------------------------------------------------*/
441/* TST */
442
443/** 1111 1101 0111 im00 1100rdst tst #%1, %2 */
3cf79a01 444 ID(and); SC(IMMex(im)); S2R(rdst); F__SZ_;
c7927a3c
NC		 445
446/** 1111 1100 0011 00ss rsrc rdst tst %1%S1, %2 */
3cf79a01 447 ID(and); SP(ss, rsrc); S2R(rdst); F__SZ_;
c7927a3c
NC		 448
449/** 0000 0110 mx10 00ss 0000 1100 rsrc rdst tst %1%S1, %2 */
3cf79a01 450 ID(and); SPm(ss, rsrc, mx); S2R(rdst); F__SZ_;
c7927a3c
NC		 451
452/*----------------------------------------------------------------------*/
453/* NEG */
454
455/** 0111 1110 0001 rdst neg %0 */
3cf79a01 456 ID(sub); DR(rdst); SC(0); S2R(rdst); F_OSZC;
c7927a3c
NC		 457
458/** 1111 1100 0000 0111 rsrc rdst neg %2, %0 */
3cf79a01 459 ID(sub); DR(rdst); SC(0); S2R(rsrc); F_OSZC;
c7927a3c
NC		 460
461/*----------------------------------------------------------------------*/
462/* ADC */
463
464/** 1111 1101 0111 im00 0010rdst adc #%1, %0 */
3cf79a01 465 ID(adc); SC(IMMex(im)); DR(rdst); F_OSZC;
c7927a3c
NC		 466
467/** 1111 1100 0000 1011 rsrc rdst adc %1, %0 */
3cf79a01 468 ID(adc); SR(rsrc); DR(rdst); F_OSZC;
c7927a3c
NC		 469
470/** 0000 0110 1010 00ss 0000 0010 rsrc rdst adc %1%S1, %0 */
3cf79a01 471 ID(adc); SPm(ss, rsrc, 2); DR(rdst); F_OSZC;
c7927a3c
NC		 472
473/*----------------------------------------------------------------------*/
474/* ADD */
475
476/** 0110 0010 immm rdst add #%1, %0 */
3cf79a01 477 ID(add); SC(immm); DR(rdst); F_OSZC;
c7927a3c
NC		 478
479/** 0100 10ss rsrc rdst add %1%S1, %0 */
3cf79a01 480 ID(add); SP(ss, rsrc); DR(rdst); F_OSZC;
c7927a3c
NC		 481
482/** 0000 0110 mx00 10ss rsrc rdst add %1%S1, %0 */
3cf79a01 483 ID(add); SPm(ss, rsrc, mx); DR(rdst); F_OSZC;
c7927a3c
NC		 484
485/** 0111 00im rsrc rdst add #%1, %2, %0 */
3cf79a01 486 ID(add); SC(IMMex(im)); S2R(rsrc); DR(rdst); F_OSZC;
c7927a3c
NC		 487
488/** 1111 1111 0010 rdst srca srcb add %2, %1, %0 */
3cf79a01 489 ID(add); DR(rdst); SR(srcb); S2R(srca); F_OSZC;
c7927a3c
NC		 490
491/*----------------------------------------------------------------------*/
492/* CMP */
493
494/** 0110 0001 immm rdst cmp #%2, %1 */
3cf79a01 495 ID(sub); S2C(immm); SR(rdst); F_OSZC;
c7927a3c
NC		 496
497/** 0111 01im 0000 rsrc cmp #%2, %1%S1 */
3cf79a01 498 ID(sub); SR(rsrc); S2C(IMMex(im)); F_OSZC;
c7927a3c
NC		 499
500/** 0111 0101 0101 rsrc cmp #%2, %1 */
3cf79a01 501 ID(sub); SR(rsrc); S2C(IMM(1)); F_OSZC;
c7927a3c
NC		 502
503/** 0100 01ss rsrc rdst cmp %2%S2, %1 */
3cf79a01 504 ID(sub); S2P(ss, rsrc); SR(rdst); F_OSZC;
c7927a3c
NC		 505
506/** 0000 0110 mx00 01ss rsrc rdst cmp %2%S2, %1 */
3cf79a01 507 ID(sub); S2Pm(ss, rsrc, mx); SR(rdst); F_OSZC;
c7927a3c
NC		 508
509/*----------------------------------------------------------------------*/
510/* SUB */
511
512/** 0110 0000 immm rdst sub #%2, %0 */
3cf79a01 513 ID(sub); S2C(immm); SR(rdst); DR(rdst); F_OSZC;
c7927a3c
NC		 514
515/** 0100 00ss rsrc rdst sub %2%S2, %1 */
3cf79a01 516 ID(sub); S2P(ss, rsrc); SR(rdst); DR(rdst); F_OSZC;
c7927a3c
NC		 517
518/** 0000 0110 mx00 00ss rsrc rdst sub %2%S2, %1 */
3cf79a01 519 ID(sub); S2Pm(ss, rsrc, mx); SR(rdst); DR(rdst); F_OSZC;
c7927a3c
NC		 520
521/** 1111 1111 0000 rdst srca srcb sub %2, %1, %0 */
3cf79a01 522 ID(sub); DR(rdst); SR(srcb); S2R(srca); F_OSZC;
c7927a3c
NC		 523
524/*----------------------------------------------------------------------*/
525/* SBB */
526
527/** 1111 1100 0000 0011 rsrc rdst sbb %1, %0 */
3cf79a01 528 ID(sbb); SR (rsrc); DR(rdst); F_OSZC;
c7927a3c
NC		 529
530 /* FIXME: only supports .L */
531/** 0000 0110 mx10 00sp 0000 0000 rsrc rdst sbb %1%S1, %0 */
3cf79a01 532 ID(sbb); SPm(sp, rsrc, mx); DR(rdst); F_OSZC;
c7927a3c
NC		 533
534/*----------------------------------------------------------------------*/
535/* ABS */
536
537/** 0111 1110 0010 rdst abs %0 */
3cf79a01 538 ID(abs); DR(rdst); SR(rdst); F_OSZ_;
c7927a3c
NC		 539
540/** 1111 1100 0000 1111 rsrc rdst abs %1, %0 */
3cf79a01 541 ID(abs); DR(rdst); SR(rsrc); F_OSZ_;
c7927a3c
NC		 542
543/*----------------------------------------------------------------------*/
544/* MAX */
545
546/** 1111 1101 0111 im00 0100rdst max #%1, %0 */
547 ID(max); DR(rdst); SC(IMMex(im));
548
549/** 1111 1100 0001 00ss rsrc rdst max %1%S1, %0 */
f9c7014e
DD		 550 if (ss == 3 && rsrc == 0 && rdst == 0)
551 {
552 ID(nop3);
9887672f 553 rx->syntax = "nop";
f9c7014e
DD		 554 }
555 else
556 {
557 ID(max); SP(ss, rsrc); DR(rdst);
558 }
c7927a3c
NC		 559
560/** 0000 0110 mx10 00ss 0000 0100 rsrc rdst max %1%S1, %0 */
561 ID(max); SPm(ss, rsrc, mx); DR(rdst);
562
563/*----------------------------------------------------------------------*/
564/* MIN */
565
566/** 1111 1101 0111 im00 0101rdst min #%1, %0 */
567 ID(min); DR(rdst); SC(IMMex(im));
568
569/** 1111 1100 0001 01ss rsrc rdst min %1%S1, %0 */
570 ID(min); SP(ss, rsrc); DR(rdst);
571
572/** 0000 0110 mx10 00ss 0000 0101 rsrc rdst min %1%S1, %0 */
573 ID(min); SPm(ss, rsrc, mx); DR(rdst);
574
575/*----------------------------------------------------------------------*/
576/* MUL */
577
578/** 0110 0011 immm rdst mul #%1, %0 */
3cf79a01 579 ID(mul); DR(rdst); SC(immm); F_____;
c7927a3c
NC		 580
581/** 0111 01im 0001rdst mul #%1, %0 */
3cf79a01 582 ID(mul); DR(rdst); SC(IMMex(im)); F_____;
c7927a3c
NC		 583
584/** 0100 11ss rsrc rdst mul %1%S1, %0 */
3cf79a01 585 ID(mul); SP(ss, rsrc); DR(rdst); F_____;
c7927a3c
NC		 586
587/** 0000 0110 mx00 11ss rsrc rdst mul %1%S1, %0 */
3cf79a01 588 ID(mul); SPm(ss, rsrc, mx); DR(rdst); F_____;
c7927a3c
NC		 589
590/** 1111 1111 0011 rdst srca srcb mul %2, %1, %0 */
3cf79a01 591 ID(mul); DR(rdst); SR(srcb); S2R(srca); F_____;
c7927a3c
NC		 592
593/*----------------------------------------------------------------------*/
594/* EMUL */
595
596/** 1111 1101 0111 im00 0110rdst emul #%1, %0 */
597 ID(emul); DR(rdst); SC(IMMex(im));
598
599/** 1111 1100 0001 10ss rsrc rdst emul %1%S1, %0 */
600 ID(emul); SP(ss, rsrc); DR(rdst);
601
602/** 0000 0110 mx10 00ss 0000 0110 rsrc rdst emul %1%S1, %0 */
603 ID(emul); SPm(ss, rsrc, mx); DR(rdst);
604
605/*----------------------------------------------------------------------*/
606/* EMULU */
607
608/** 1111 1101 0111 im00 0111rdst emulu #%1, %0 */
609 ID(emulu); DR(rdst); SC(IMMex(im));
610
611/** 1111 1100 0001 11ss rsrc rdst emulu %1%S1, %0 */
612 ID(emulu); SP(ss, rsrc); DR(rdst);
613
614/** 0000 0110 mx10 00ss 0000 0111 rsrc rdst emulu %1%S1, %0 */
615 ID(emulu); SPm(ss, rsrc, mx); DR(rdst);
616
617/*----------------------------------------------------------------------*/
618/* DIV */
619
620/** 1111 1101 0111 im00 1000rdst div #%1, %0 */
3cf79a01 621 ID(div); DR(rdst); SC(IMMex(im)); F_O___;
c7927a3c
NC		 622
623/** 1111 1100 0010 00ss rsrc rdst div %1%S1, %0 */
3cf79a01 624 ID(div); SP(ss, rsrc); DR(rdst); F_O___;
c7927a3c
NC		 625
626/** 0000 0110 mx10 00ss 0000 1000 rsrc rdst div %1%S1, %0 */
3cf79a01 627 ID(div); SPm(ss, rsrc, mx); DR(rdst); F_O___;
c7927a3c
NC		 628
629/*----------------------------------------------------------------------*/
630/* DIVU */
631
632/** 1111 1101 0111 im00 1001rdst divu #%1, %0 */
3cf79a01 633 ID(divu); DR(rdst); SC(IMMex(im)); F_O___;
c7927a3c
NC		 634
635/** 1111 1100 0010 01ss rsrc rdst divu %1%S1, %0 */
3cf79a01 636 ID(divu); SP(ss, rsrc); DR(rdst); F_O___;
c7927a3c
NC		 637
638/** 0000 0110 mx10 00ss 0000 1001 rsrc rdst divu %1%S1, %0 */
3cf79a01 639 ID(divu); SPm(ss, rsrc, mx); DR(rdst); F_O___;
c7927a3c
NC		 640
641/*----------------------------------------------------------------------*/
642/* SHIFT */
643
644/** 0110 110i mmmm rdst shll #%2, %0 */
3cf79a01 645 ID(shll); S2C(i*16+mmmm); SR(rdst); DR(rdst); F_OSZC;
c7927a3c
NC		 646
647/** 1111 1101 0110 0010 rsrc rdst shll %2, %0 */
3cf79a01 648 ID(shll); S2R(rsrc); SR(rdst); DR(rdst); F_OSZC;
c7927a3c
NC		 649
650/** 1111 1101 110immmm rsrc rdst shll #%2, %1, %0 */
3cf79a01 651 ID(shll); S2C(immmm); SR(rsrc); DR(rdst); F_OSZC;
c7927a3c
NC		 652
653
654/** 0110 101i mmmm rdst shar #%2, %0 */
3cf79a01 655 ID(shar); S2C(i*16+mmmm); SR(rdst); DR(rdst); F_0SZC;
c7927a3c
NC		 656
657/** 1111 1101 0110 0001 rsrc rdst shar %2, %0 */
3cf79a01 658 ID(shar); S2R(rsrc); SR(rdst); DR(rdst); F_0SZC;
c7927a3c
NC		 659
660/** 1111 1101 101immmm rsrc rdst shar #%2, %1, %0 */
3cf79a01 661 ID(shar); S2C(immmm); SR(rsrc); DR(rdst); F_0SZC;
c7927a3c
NC		 662
663
664/** 0110 100i mmmm rdst shlr #%2, %0 */
3cf79a01 665 ID(shlr); S2C(i*16+mmmm); SR(rdst); DR(rdst); F__SZC;
c7927a3c
NC		 666
667/** 1111 1101 0110 0000 rsrc rdst shlr %2, %0 */
3cf79a01 668 ID(shlr); S2R(rsrc); SR(rdst); DR(rdst); F__SZC;
c7927a3c
NC		 669
670/** 1111 1101 100immmm rsrc rdst shlr #%2, %1, %0 */
3cf79a01 671 ID(shlr); S2C(immmm); SR(rsrc); DR(rdst); F__SZC;
c7927a3c
NC		 672
673/*----------------------------------------------------------------------*/
674/* ROTATE */
675
676/** 0111 1110 0101 rdst rolc %0 */
3cf79a01 677 ID(rolc); DR(rdst); F__SZC;
c7927a3c
NC		 678
679/** 0111 1110 0100 rdst rorc %0 */
3cf79a01 680 ID(rorc); DR(rdst); F__SZC;
c7927a3c
NC		 681
682/** 1111 1101 0110 111i mmmm rdst rotl #%1, %0 */
3cf79a01 683 ID(rotl); SC(i*16+mmmm); DR(rdst); F__SZC;
c7927a3c
NC		 684
685/** 1111 1101 0110 0110 rsrc rdst rotl %1, %0 */
3cf79a01 686 ID(rotl); SR(rsrc); DR(rdst); F__SZC;
c7927a3c
NC		 687
688/** 1111 1101 0110 110i mmmm rdst rotr #%1, %0 */
3cf79a01 689 ID(rotr); SC(i*16+mmmm); DR(rdst); F__SZC;
c7927a3c
NC		 690
691/** 1111 1101 0110 0100 rsrc rdst rotr %1, %0 */
3cf79a01 692 ID(rotr); SR(rsrc); DR(rdst); F__SZC;
c7927a3c
NC		 693
694/** 1111 1101 0110 0101 rsrc rdst revw %1, %0 */
695 ID(revw); SR(rsrc); DR(rdst);
696
697/** 1111 1101 0110 0111 rsrc rdst revl %1, %0 */
698 ID(revl); SR(rsrc); DR(rdst);
699
700/*----------------------------------------------------------------------*/
701/* BRANCH */
702
703/** 0001 n dsp b%1.s %a0 */
704 ID(branch); Scc(n); DC(pc + dsp3map[dsp]);
705
706/** 0010 cond b%1.b %a0 */
707 ID(branch); Scc(cond); DC(pc + IMMex (1));
708
709/** 0011 101c b%1.w %a0 */
710 ID(branch); Scc(c); DC(pc + IMMex (2));
711
712
713/** 0000 1dsp bra.s %a0 */
f9c7014e 714 ID(branch); DC(pc + dsp3map[dsp]);
c7927a3c
NC		 715
716/** 0010 1110 bra.b %a0 */
f9c7014e 717 ID(branch); DC(pc + IMMex(1));
c7927a3c
NC		 718
719/** 0011 1000 bra.w %a0 */
f9c7014e 720 ID(branch); DC(pc + IMMex(2));
c7927a3c
NC		 721
722/** 0000 0100 bra.a %a0 */
f9c7014e 723 ID(branch); DC(pc + IMMex(3));
c7927a3c
NC		 724
725/** 0111 1111 0100 rsrc bra.l %0 */
f9c7014e 726 ID(branchrel); DR(rsrc);
c7927a3c
NC		 727
728
729/** 0111 1111 0000 rsrc jmp %0 */
f9c7014e 730 ID(branch); DR(rsrc);
c7927a3c
NC		 731
732/** 0111 1111 0001 rsrc jsr %0 */
733 ID(jsr); DR(rsrc);
734
735/** 0011 1001 bsr.w %a0 */
736 ID(jsr); DC(pc + IMMex(2));
737
738/** 0000 0101 bsr.a %a0 */
739 ID(jsr); DC(pc + IMMex(3));
740
741/** 0111 1111 0101 rsrc bsr.l %0 */
742 ID(jsrrel); DR(rsrc);
743
744/** 0000 0010 rts */
745 ID(rts);
746
747/*----------------------------------------------------------------------*/
748/* NOP */
749
750/** 0000 0011 nop */
751 ID(nop);
752
753/*----------------------------------------------------------------------*/
754/* STRING FUNCTIONS */
755
756/** 0111 1111 1000 0011 scmpu */
3cf79a01 757 ID(scmpu); F___ZC;
c7927a3c
NC		 758
759/** 0111 1111 1000 0111 smovu */
760 ID(smovu);
761
762/** 0111 1111 1000 1011 smovb */
763 ID(smovb);
764
765/** 0111 1111 1000 00sz suntil%s */
3cf79a01 766 ID(suntil); BWL(sz); F___ZC;
c7927a3c
NC		 767
768/** 0111 1111 1000 01sz swhile%s */
3cf79a01 769 ID(swhile); BWL(sz); F___ZC;
c7927a3c
NC		 770
771/** 0111 1111 1000 1111 smovf */
772 ID(smovf);
773
774/** 0111 1111 1000 10sz sstr%s */
775 ID(sstr); BWL(sz);
776
777/*----------------------------------------------------------------------*/
778/* RMPA */
779
780/** 0111 1111 1000 11sz rmpa%s */
3cf79a01 781 ID(rmpa); BWL(sz); F_OS__;
c7927a3c
NC		 782
783/*----------------------------------------------------------------------*/
784/* HI/LO stuff */
785
786/** 1111 1101 0000 0000 srca srcb mulhi %1, %2 */
3cf79a01 787 ID(mulhi); SR(srca); S2R(srcb); F_____;
c7927a3c
NC		 788
789/** 1111 1101 0000 0001 srca srcb mullo %1, %2 */
3cf79a01 790 ID(mullo); SR(srca); S2R(srcb); F_____;
c7927a3c
NC		 791
792/** 1111 1101 0000 0100 srca srcb machi %1, %2 */
3cf79a01 793 ID(machi); SR(srca); S2R(srcb); F_____;
c7927a3c
NC		 794
795/** 1111 1101 0000 0101 srca srcb maclo %1, %2 */
3cf79a01 796 ID(maclo); SR(srca); S2R(srcb); F_____;
c7927a3c
NC		 797
798/** 1111 1101 0001 0111 0000 rsrc mvtachi %1 */
3cf79a01 799 ID(mvtachi); SR(rsrc); F_____;
c7927a3c
NC		 800
801/** 1111 1101 0001 0111 0001 rsrc mvtaclo %1 */
3cf79a01 802 ID(mvtaclo); SR(rsrc); F_____;
c7927a3c
NC		 803
804/** 1111 1101 0001 1111 0000 rdst mvfachi %0 */
3cf79a01 805 ID(mvfachi); DR(rdst); F_____;
c7927a3c
NC		 806
807/** 1111 1101 0001 1111 0010 rdst mvfacmi %0 */
3cf79a01 808 ID(mvfacmi); DR(rdst); F_____;
c7927a3c
NC		 809
810/** 1111 1101 0001 1111 0001 rdst mvfaclo %0 */
3cf79a01 811 ID(mvfaclo); DR(rdst); F_____;
c7927a3c
NC		 812
813/** 1111 1101 0001 1000 000i 0000 racw #%1 */
3cf79a01 814 ID(racw); SC(i+1); F_____;
c7927a3c
NC		 815
816/*----------------------------------------------------------------------*/
817/* SAT */
818
819/** 0111 1110 0011 rdst sat %0 */
820 ID(sat); DR (rdst);
821
822/** 0111 1111 1001 0011 satr */
823 ID(satr);
824
825/*----------------------------------------------------------------------*/
826/* FLOAT */
827
828/** 1111 1101 0111 0010 0010 rdst fadd #%1, %0 */
3cf79a01 829 ID(fadd); DR(rdst); SC(IMM(0)); F__SZ_;
c7927a3c
NC		 830
831/** 1111 1100 1000 10sd rsrc rdst fadd %1%S1, %0 */
3cf79a01 832 ID(fadd); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
c7927a3c
NC		 833
834/** 1111 1101 0111 0010 0001 rdst fcmp #%1, %0 */
3cf79a01 835 ID(fcmp); DR(rdst); SC(IMM(0)); F_OSZ_;
c7927a3c
NC		 836
837/** 1111 1100 1000 01sd rsrc rdst fcmp %1%S1, %0 */
3cf79a01 838 ID(fcmp); DR(rdst); SD(sd, rsrc, LSIZE); F_OSZ_;
c7927a3c
NC		 839
840/** 1111 1101 0111 0010 0000 rdst fsub #%1, %0 */
3cf79a01 841 ID(fsub); DR(rdst); SC(IMM(0)); F__SZ_;
c7927a3c
NC		 842
843/** 1111 1100 1000 00sd rsrc rdst fsub %1%S1, %0 */
3cf79a01 844 ID(fsub); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
c7927a3c
NC		 845
846/** 1111 1100 1001 01sd rsrc rdst ftoi %1%S1, %0 */
3cf79a01 847 ID(ftoi); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
c7927a3c
NC		 848
849/** 1111 1101 0111 0010 0011 rdst fmul #%1, %0 */
3cf79a01 850 ID(fmul); DR(rdst); SC(IMM(0)); F__SZ_;
c7927a3c
NC		 851
852/** 1111 1100 1000 11sd rsrc rdst fmul %1%S1, %0 */
3cf79a01 853 ID(fmul); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
c7927a3c
NC		 854
855/** 1111 1101 0111 0010 0100 rdst fdiv #%1, %0 */
3cf79a01 856 ID(fdiv); DR(rdst); SC(IMM(0)); F__SZ_;
c7927a3c
NC		 857
858/** 1111 1100 1001 00sd rsrc rdst fdiv %1%S1, %0 */
3cf79a01 859 ID(fdiv); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
c7927a3c
NC		 860
861/** 1111 1100 1001 10sd rsrc rdst round %1%S1, %0 */
3cf79a01 862 ID(round); DR(rdst); SD(sd, rsrc, LSIZE); F__SZ_;
c7927a3c
NC		 863
864/** 1111 1100 0100 01sd rsrc rdst itof %1%S1, %0 */
3cf79a01 865 ID(itof); DR (rdst); SP(sd, rsrc); F__SZ_;
c7927a3c
NC		 866
867/** 0000 0110 mx10 00sd 0001 0001 rsrc rdst itof %1%S1, %0 */
3cf79a01 868 ID(itof); DR (rdst); SPm(sd, rsrc, mx); F__SZ_;
c7927a3c
NC		 869
870/*----------------------------------------------------------------------*/
871/* BIT OPS */
872
873/** 1111 00sd rdst 0bit bset #%1, %0%S0 */
3cf79a01 874 ID(bset); BWL(BSIZE); SC(bit); DD(sd, rdst, BSIZE); F_____;
c7927a3c
NC		 875
876/** 1111 1100 0110 00sd rdst rsrc bset %1, %0%S0 */
3cf79a01 877 ID(bset); BWL(BSIZE); SR(rsrc); DD(sd, rdst, BSIZE); F_____;
c7927a3c
NC		 878
879/** 0111 100b ittt rdst bset #%1, %0 */
3cf79a01 880 ID(bset); BWL(LSIZE); SC(b*16+ittt); DR(rdst); F_____;
c7927a3c
NC		 881
882
883/** 1111 00sd rdst 1bit bclr #%1, %0%S0 */
3cf79a01 884 ID(bclr); BWL(BSIZE); SC(bit); DD(sd, rdst, BSIZE); F_____;
c7927a3c
NC		 885
886/** 1111 1100 0110 01sd rdst rsrc bclr %1, %0%S0 */
3cf79a01 887 ID(bclr); BWL(BSIZE); SR(rsrc); DD(sd, rdst, BSIZE); F_____;
c7927a3c
NC		 888
889/** 0111 101b ittt rdst bclr #%1, %0 */
3cf79a01 890 ID(bclr); BWL(LSIZE); SC(b*16+ittt); DR(rdst); F_____;
c7927a3c
NC		 891
892
893/** 1111 01sd rdst 0bit btst #%2, %1%S1 */
3cf79a01 894 ID(btst); BWL(BSIZE); S2C(bit); SD(sd, rdst, BSIZE); F___ZC;
c7927a3c
NC		 895
896/** 1111 1100 0110 10sd rdst rsrc btst %2, %1%S1 */
3cf79a01 897 ID(btst); BWL(BSIZE); S2R(rsrc); SD(sd, rdst, BSIZE); F___ZC;
c7927a3c
NC		 898
899/** 0111 110b ittt rdst btst #%2, %1 */
3cf79a01 900 ID(btst); BWL(LSIZE); S2C(b*16+ittt); SR(rdst); F___ZC;
c7927a3c
NC		 901
902
903/** 1111 1100 111bit sd rdst 1111 bnot #%1, %0%S0 */
904 ID(bnot); BWL(BSIZE); SC(bit); DD(sd, rdst, BSIZE);
905
906/** 1111 1100 0110 11sd rdst rsrc bnot %1, %0%S0 */
907 ID(bnot); BWL(BSIZE); SR(rsrc); DD(sd, rdst, BSIZE);
908
909/** 1111 1101 111bittt 1111 rdst bnot #%1, %0 */
910 ID(bnot); BWL(LSIZE); SC(bittt); DR(rdst);
911
912
913/** 1111 1100 111bit sd rdst cond bm%2 #%1, %0%S0 */
914 ID(bmcc); BWL(BSIZE); S2cc(cond); SC(bit); DD(sd, rdst, BSIZE);
915
916/** 1111 1101 111 bittt cond rdst bm%2 #%1, %0%S0 */
917 ID(bmcc); BWL(LSIZE); S2cc(cond); SC(bittt); DR(rdst);
918
919/*----------------------------------------------------------------------*/
920/* CONTROL REGISTERS */
921
922/** 0111 1111 1011 rdst clrpsw %0 */
923 ID(clrpsw); DF(rdst);
924
925/** 0111 1111 1010 rdst setpsw %0 */
926 ID(setpsw); DF(rdst);
927
0d734b5d
DD		 928/** 0111 0101 0111 0000 0000 immm mvtipl #%1 */
929 ID(mvtipl); SC(immm);
930
c7927a3c
NC		 931/** 0111 1110 111 crdst popc %0 */
932 ID(mov); OP(1, RX_Operand_Postinc, 0, 0); DR(crdst + 16);
933
934/** 0111 1110 110 crsrc pushc %1 */
935 ID(mov); OP(0, RX_Operand_Predec, 0, 0); SR(crsrc + 16);
936
937/** 1111 1101 0111 im11 000crdst mvtc #%1, %0 */
938 ID(mov); SC(IMMex(im)); DR(crdst + 16);
939
940/** 1111 1101 0110 100c rsrc rdst mvtc %1, %0 */
941 ID(mov); SR(rsrc); DR(c*16+rdst + 16);
942
943/** 1111 1101 0110 101s rsrc rdst mvfc %1, %0 */
944 ID(mov); SR((s*16+rsrc) + 16); DR(rdst);
945
c7927a3c
NC		 946/*----------------------------------------------------------------------*/
947/* INTERRUPTS */
948
949/** 0111 1111 1001 0100 rtfi */
950 ID(rtfi);
951
952/** 0111 1111 1001 0101 rte */
953 ID(rte);
954
955/** 0000 0000 brk */
956 ID(brk);
957
958/** 0000 0001 dbt */
959 ID(dbt);
960
961/** 0111 0101 0110 0000 int #%1 */
962 ID(int); SC(IMM(1));
963
964/** 0111 1111 1001 0110 wait */
965 ID(wait);
966
967/*----------------------------------------------------------------------*/
968/* SCcnd */
969
970/** 1111 1100 1101 sz sd rdst cond sc%1%s %0 */
971 ID(sccnd); BWL(sz); DD (sd, rdst, sz); Scc(cond);
972
973/** */
974
975 return rx->n_bytes;
976}
GDB Binutils - Deliverables
This page took 0.197772 seconds and 4 git commands to generate.