Adjust for branch target encoding change
[deliverable/binutils-gdb.git] / sim / moxie / ChangeLog
CommitLineData
78ca4e81
AG
12012-09-07 Anthony Green <green@moxielogic.com>
2
3 * interp.c (sim_resume): Branches are now relative to the
4 address of the instruction following the branch.
5
a6c2b87e
MF
62012-06-17 Mike Frysinger <vapier@gentoo.org>
7
8 * interp.c: Include config.h first. Also include fcntl.h directly.
9
5f3ef9d0
JB
102012-06-15 Joel Brobecker <brobecker@adacore.com>
11
12 * config.in, configure: Regenerate.
13
2232061b
MF
142012-03-24 Mike Frysinger <vapier@gentoo.org>
15
16 * aclocal.m4, config.in, configure: Regenerate.
17
db2e4d67
MF
182011-12-03 Mike Frysinger <vapier@gentoo.org>
19
20 * aclocal.m4: New file.
21 * configure: Regenerate.
22
9c082ca8
MF
232011-10-17 Mike Frysinger <vapier@gentoo.org>
24
25 * configure.ac: Change include to common/acinclude.m4.
26
6ffe910a
MF
272011-10-17 Mike Frysinger <vapier@gentoo.org>
28
29 * configure.ac: Change AC_PREREQ to 2.64. Delete AC_CONFIG_HEADER
30 call. Replace common.m4 include with SIM_AC_COMMON.
31 * configure: Regenerate.
32
5558e7e6
MF
332010-04-14 Mike Frysinger <vapier@gentoo.org>
34
35 * interp.c (sim_write): Add const to buffer arg.
36
bc56c8fa
JK
372010-02-27 Jan Kratochvil <jan.kratochvil@redhat.com>
38
39 * interp.c (sim_create_inferior): Fix crashes on zero PROG_BFD or ARGV.
40
32d49b7b
AG
412010-02-03 Anthony Green <green@moxielogic.com>
42
43 * interp.c (sim_resume): nop is 0x0f, and 0x00 is an illegal
44 instruction.
45
11db68fd
AG
462010-01-13 Anthony Green <green@moxielogic.com>
47
48 * interp.c (sim_open): Add period to end of sentence in comment.
49
b8dcd182
AG
502010-01-13 Anthony Green <green@moxielogic.com>
51
52 * interp.c (sim_open): Initialize the SIM_DESC object properly
53 with sim_config() and sim_post_argv_init().
54
3725885a
RW
552010-01-09 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
56
57 * configure: Regenerate.
58
5c27d164
AG
592009-09-10 Anthony Green <green@moxielogic.com>
60
61 * Makefile.in (install-dtb): New target.
62 (moxie-gdb.dtb): New target.
63 (SIM_CFLAGS): Define DTB macro on command line.
64 (SIM_OBJS): Use common infrastructire.
65 (dtbdir): Define install location for dtb file.
66
67 * sim-main.h: New file.
68 * moxie-gdb.dts: New file.
69 * configure.ac: Check for dtc. Install dtb file. Remove some old
70 cruft.
71 * configure: Regenerate.
72 * interp.c: Many changes to use common memory infrastructure.
73 (load_dtb): New function.
74 (sim_create_inferior): Call it.
75
d6416cdc
RW
762009-08-22 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
77
81ecdfbb
RW
78 * config.in: Regenerate.
79 * configure: Likewise.
80
d6416cdc
RW
81 * configure: Regenerate.
82
7a321525
AG
832009-07-31 Anthony Green <green@moxielogic.com>
84
85 * interp.c: Increase simulated memory to 16MB.
86 (sim_resume): Tweak swi system calls to support new ABI (up to 5
87 args in regs). Also simluate proper exception processing for
88 Linux system calls.
89
902009-07-30 Anthony Green <green@moxielogic.com>
91
92 * interp.c (sim_resume): Add system call software interrupt support.
93
86566200
AG
942009-06-11 Anthony Green <green@moxielogic.com>
95
96 * interp.c (INST2OFFSET): Define.
97 (sim_resume): Support new PC relative branch instructions.
98
77176dfc
AG
992009-05-09 Anthony Green <green@moxielogic.com>
100
101 * interp.c (sim_resume): Add missing breaks in switch.
102
fdd6fa61
AG
1032008-10-03 Anthony Green <green@moxielogic.com>
104
105 * interp.c (sim_resume): Add support for ldo.b, sto.b, ldo.s, sto.s.
106
1072008-09-10 Anthony Green <green@moxielogic.com>
108
109 * interp.c (NUM_SPRO_SREGS): New.
110 (struct moxie_regset): Add sregs.
111 (set_initial_gprs): Initialize sregs.
112 (sim_resume): Add gsr and ssr support.
113
1142008-09-04 Anthony Green <green@moxielogic.com>
115
116 * interp.c (sim_resume): Add inc and dec instructions.
117
1182008-09-04 Anthony Green <green@moxielogic.com>
119
120 * interp.c (struct moxie_regset): Use an unsigned long long to keep
121 track of instruction trace counts.
122 * interp.c (sim_resume): Ditto.
123 (sim_info): Ditto.
124
1252008-08-22 Anthony Green <green@moxielogic.com>
126
127 * interp.c (sim_resume): Remove debugging code.
128
1292008-08-20 Anthony Green <green@moxielogic.com>
130
131 * interp.c (TRACE): Add new tracing infrastructure.
132 (sim_resume): Use it.
133 (reg_names): Add new registers.
134 (NUM_MOXIE_REGS): New registers.
135 (PC_REGNO): New registers.
136 (sim_resume): New instruction encodings.
137
1382008-08-16 Anthony Green <green@moxielogic.com>
139
140 * interp.c (sim_resume): Add SYS_read, and fix SYS_open and SYS_write.
141 (convert_target_flags): New function.
142
1432008-08-08 Anthony Green <green@moxielogic.com>
144
145 * interp.c (sim_resume): Add SYS_open and SYS_write system call support.
146
1472008-08-04 Anthony Green <green@moxielogic.com>
148
149 * Makefile.in (SIM_EXTRA_LIBS): Add -lz.
150
1512008-08-04 Anthony Green <green@moxielogic.com>
152
153 * interp.c (sim_create_inferior): Set argc & argv in the target.
154
1552008-04-12 Anthony Green <green@moxielogic.com>
156
157 * interp.c (sim_resume): Add brk.
158
1592008-04-10 Anthony Green <green@moxielogic.com>
160
161 * interp.c (sim_resume): Add static chain pointer to call frame.
162
1632008-03-24 Anthony Green <green@moxielogic.com>
164
165 * interp.c (sim_resume): Add missing breaks.
166 (sim_resume): Fix neg implementation.
167
1682008-03-23 Anthony Green <green@moxielogic.com>
169
170 * interp.c (sim_load): Don't require a .bss section.
171
1722008-03-21 Anthony Green <green@moxielogic.com>
173
174 * interp.c (sim_resume): Add swi, and, lshr, ashl, sub.l, neg, or,
175 not, ashr, xor.
176
1772008-03-20 Anthony Green <green@moxielogic.com>
178
179 * interp.c (struct moxie_regset): Add condition code, cc.
180 (CC_GT, CC_LT, CC_EQ, CC_GTU, CC_LTU): Define.
181 (sim_resume): Add jmpa, jsr, cmp, beq, bne, blt, bgt, bltu, bgtu,
182 bge, ble, bgeu, and bleu.
183 (rbat, rsat, wbat, wsat): New functions.
184 (sim_resume): Add ld.b, lda.b, ldi.b, ld.s, lda.s, ldi.s, st.b,
185 sta.b, st.s, sta.s, jmp.
186
1872008-03-19 Anthony Green <green@moxielogic.com>
188
189 * interp.c (sim_resume): Add ld.l, st.l, lda.l, sta.l.
190 jsra should set $fp == $sp.
191 Fix jsra and ret semantics.
192
1932008-03-18 Anthony Green <green@moxielogic.com>
194
195 * interp.c (sim_resume): Add push, pop and add.l.
196
1972008-03-16 Anthony Green <green@moxielogic.com>
198
199 * interp.c (EXTRACT_WORD): Define.
200 (rlat): Use EXTRACT_WORD.
201 (sim_resume): Add jsra and ret.
202
2032008-02-22 Anthony Green <green@moxielogic.com>
204
205 * interp.c (reg_names): Define.
206 (sim_resume): Use reg_names.
207
2082008-02-21 Anthony Green <green@moxielogic.com>
209
210 * config.in, configure, configure.ac, interp.c, Makefile.in,
211 sysdep.h: Created.
This page took 0.193749 seconds and 4 git commands to generate.