projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
MAINTAINERS: Add MFD's DT bindings directory to MFD entry
[deliverable/linux.git] / drivers / net / ethernet / mellanox / mlx5 / core / en_rx.c
1 /*
2 * Copyright (c) 2015, Mellanox Technologies. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32
33 #include <linux/ip.h>
34 #include <linux/ipv6.h>
35 #include <linux/tcp.h>
36 #include <net/busy_poll.h>
37 #include "en.h"
38 #include "en_tc.h"
39
40 static inline bool mlx5e_rx_hw_stamp(struct mlx5e_tstamp *tstamp)
41 {
42 return tstamp->hwtstamp_config.rx_filter == HWTSTAMP_FILTER_ALL;
43 }
44
45 static inline void mlx5e_read_cqe_slot(struct mlx5e_cq *cq, u32 cqcc,
46 void *data)
47 {
48 u32 ci = cqcc & cq->wq.sz_m1;
49
50 memcpy(data, mlx5_cqwq_get_wqe(&cq->wq, ci), sizeof(struct mlx5_cqe64));
51 }
52
53 static inline void mlx5e_read_title_slot(struct mlx5e_rq *rq,
54 struct mlx5e_cq *cq, u32 cqcc)
55 {
56 mlx5e_read_cqe_slot(cq, cqcc, &cq->title);
57 cq->decmprs_left = be32_to_cpu(cq->title.byte_cnt);
58 cq->decmprs_wqe_counter = be16_to_cpu(cq->title.wqe_counter);
59 rq->stats.cqe_compress_blks++;
60 }
61
62 static inline void mlx5e_read_mini_arr_slot(struct mlx5e_cq *cq, u32 cqcc)
63 {
64 mlx5e_read_cqe_slot(cq, cqcc, cq->mini_arr);
65 cq->mini_arr_idx = 0;
66 }
67
68 static inline void mlx5e_cqes_update_owner(struct mlx5e_cq *cq, u32 cqcc, int n)
69 {
70 u8 op_own = (cqcc >> cq->wq.log_sz) & 1;
71 u32 wq_sz = 1 << cq->wq.log_sz;
72 u32 ci = cqcc & cq->wq.sz_m1;
73 u32 ci_top = min_t(u32, wq_sz, ci + n);
74
75 for (; ci < ci_top; ci++, n--) {
76 struct mlx5_cqe64 *cqe = mlx5_cqwq_get_wqe(&cq->wq, ci);
77
78 cqe->op_own = op_own;
79 }
80
81 if (unlikely(ci == wq_sz)) {
82 op_own = !op_own;
83 for (ci = 0; ci < n; ci++) {
84 struct mlx5_cqe64 *cqe = mlx5_cqwq_get_wqe(&cq->wq, ci);
85
86 cqe->op_own = op_own;
87 }
88 }
89 }
90
91 static inline void mlx5e_decompress_cqe(struct mlx5e_rq *rq,
92 struct mlx5e_cq *cq, u32 cqcc)
93 {
94 u16 wqe_cnt_step;
95
96 cq->title.byte_cnt = cq->mini_arr[cq->mini_arr_idx].byte_cnt;
97 cq->title.check_sum = cq->mini_arr[cq->mini_arr_idx].checksum;
98 cq->title.op_own &= 0xf0;
99 cq->title.op_own |= 0x01 & (cqcc >> cq->wq.log_sz);
100 cq->title.wqe_counter = cpu_to_be16(cq->decmprs_wqe_counter);
101
102 wqe_cnt_step =
103 rq->wq_type == MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ ?
104 mpwrq_get_cqe_consumed_strides(&cq->title) : 1;
105 cq->decmprs_wqe_counter =
106 (cq->decmprs_wqe_counter + wqe_cnt_step) & rq->wq.sz_m1;
107 }
108
109 static inline void mlx5e_decompress_cqe_no_hash(struct mlx5e_rq *rq,
110 struct mlx5e_cq *cq, u32 cqcc)
111 {
112 mlx5e_decompress_cqe(rq, cq, cqcc);
113 cq->title.rss_hash_type = 0;
114 cq->title.rss_hash_result = 0;
115 }
116
117 static inline u32 mlx5e_decompress_cqes_cont(struct mlx5e_rq *rq,
118 struct mlx5e_cq *cq,
119 int update_owner_only,
120 int budget_rem)
121 {
122 u32 cqcc = cq->wq.cc + update_owner_only;
123 u32 cqe_count;
124 u32 i;
125
126 cqe_count = min_t(u32, cq->decmprs_left, budget_rem);
127
128 for (i = update_owner_only; i < cqe_count;
129 i++, cq->mini_arr_idx++, cqcc++) {
130 if (cq->mini_arr_idx == MLX5_MINI_CQE_ARRAY_SIZE)
131 mlx5e_read_mini_arr_slot(cq, cqcc);
132
133 mlx5e_decompress_cqe_no_hash(rq, cq, cqcc);
134 rq->handle_rx_cqe(rq, &cq->title);
135 }
136 mlx5e_cqes_update_owner(cq, cq->wq.cc, cqcc - cq->wq.cc);
137 cq->wq.cc = cqcc;
138 cq->decmprs_left -= cqe_count;
139 rq->stats.cqe_compress_pkts += cqe_count;
140
141 return cqe_count;
142 }
143
144 static inline u32 mlx5e_decompress_cqes_start(struct mlx5e_rq *rq,
145 struct mlx5e_cq *cq,
146 int budget_rem)
147 {
148 mlx5e_read_title_slot(rq, cq, cq->wq.cc);
149 mlx5e_read_mini_arr_slot(cq, cq->wq.cc + 1);
150 mlx5e_decompress_cqe(rq, cq, cq->wq.cc);
151 rq->handle_rx_cqe(rq, &cq->title);
152 cq->mini_arr_idx++;
153
154 return mlx5e_decompress_cqes_cont(rq, cq, 1, budget_rem) - 1;
155 }
156
157 void mlx5e_modify_rx_cqe_compression(struct mlx5e_priv *priv, bool val)
158 {
159 bool was_opened;
160
161 if (!MLX5_CAP_GEN(priv->mdev, cqe_compression))
162 return;
163
164 mutex_lock(&priv->state_lock);
165
166 if (priv->params.rx_cqe_compress == val)
167 goto unlock;
168
169 was_opened = test_bit(MLX5E_STATE_OPENED, &priv->state);
170 if (was_opened)
171 mlx5e_close_locked(priv->netdev);
172
173 priv->params.rx_cqe_compress = val;
174
175 if (was_opened)
176 mlx5e_open_locked(priv->netdev);
177
178 unlock:
179 mutex_unlock(&priv->state_lock);
180 }
181
182 int mlx5e_alloc_rx_wqe(struct mlx5e_rq *rq, struct mlx5e_rx_wqe *wqe, u16 ix)
183 {
184 struct sk_buff *skb;
185 dma_addr_t dma_addr;
186
187 skb = napi_alloc_skb(rq->cq.napi, rq->wqe_sz);
188 if (unlikely(!skb))
189 return -ENOMEM;
190
191 dma_addr = dma_map_single(rq->pdev,
192 /* hw start padding */
193 skb->data,
194 /* hw end padding */
195 rq->wqe_sz,
196 DMA_FROM_DEVICE);
197
198 if (unlikely(dma_mapping_error(rq->pdev, dma_addr)))
199 goto err_free_skb;
200
201 *((dma_addr_t *)skb->cb) = dma_addr;
202 wqe->data.addr = cpu_to_be64(dma_addr);
203 wqe->data.lkey = rq->mkey_be;
204
205 rq->skb[ix] = skb;
206
207 return 0;
208
209 err_free_skb:
210 dev_kfree_skb(skb);
211
212 return -ENOMEM;
213 }
214
215 void mlx5e_dealloc_rx_wqe(struct mlx5e_rq *rq, u16 ix)
216 {
217 struct sk_buff *skb = rq->skb[ix];
218
219 if (skb) {
220 rq->skb[ix] = NULL;
221 dma_unmap_single(rq->pdev,
222 *((dma_addr_t *)skb->cb),
223 rq->wqe_sz,
224 DMA_FROM_DEVICE);
225 dev_kfree_skb(skb);
226 }
227 }
228
229 static inline int mlx5e_mpwqe_strides_per_page(struct mlx5e_rq *rq)
230 {
231 return rq->mpwqe_num_strides >> MLX5_MPWRQ_WQE_PAGE_ORDER;
232 }
233
234 static inline void
235 mlx5e_dma_pre_sync_linear_mpwqe(struct device *pdev,
236 struct mlx5e_mpw_info *wi,
237 u32 wqe_offset, u32 len)
238 {
239 dma_sync_single_for_cpu(pdev, wi->dma_info.addr + wqe_offset,
240 len, DMA_FROM_DEVICE);
241 }
242
243 static inline void
244 mlx5e_dma_pre_sync_fragmented_mpwqe(struct device *pdev,
245 struct mlx5e_mpw_info *wi,
246 u32 wqe_offset, u32 len)
247 {
248 /* No dma pre sync for fragmented MPWQE */
249 }
250
251 static inline void
252 mlx5e_add_skb_frag_linear_mpwqe(struct mlx5e_rq *rq,
253 struct sk_buff *skb,
254 struct mlx5e_mpw_info *wi,
255 u32 page_idx, u32 frag_offset,
256 u32 len)
257 {
258 unsigned int truesize = ALIGN(len, rq->mpwqe_stride_sz);
259
260 wi->skbs_frags[page_idx]++;
261 skb_add_rx_frag(skb, skb_shinfo(skb)->nr_frags,
262 &wi->dma_info.page[page_idx], frag_offset,
263 len, truesize);
264 }
265
266 static inline void
267 mlx5e_add_skb_frag_fragmented_mpwqe(struct mlx5e_rq *rq,
268 struct sk_buff *skb,
269 struct mlx5e_mpw_info *wi,
270 u32 page_idx, u32 frag_offset,
271 u32 len)
272 {
273 unsigned int truesize = ALIGN(len, rq->mpwqe_stride_sz);
274
275 dma_sync_single_for_cpu(rq->pdev,
276 wi->umr.dma_info[page_idx].addr + frag_offset,
277 len, DMA_FROM_DEVICE);
278 wi->skbs_frags[page_idx]++;
279 skb_add_rx_frag(skb, skb_shinfo(skb)->nr_frags,
280 wi->umr.dma_info[page_idx].page, frag_offset,
281 len, truesize);
282 }
283
284 static inline void
285 mlx5e_copy_skb_header_linear_mpwqe(struct device *pdev,
286 struct sk_buff *skb,
287 struct mlx5e_mpw_info *wi,
288 u32 page_idx, u32 offset,
289 u32 headlen)
290 {
291 struct page *page = &wi->dma_info.page[page_idx];
292
293 skb_copy_to_linear_data(skb, page_address(page) + offset,
294 ALIGN(headlen, sizeof(long)));
295 }
296
297 static inline void
298 mlx5e_copy_skb_header_fragmented_mpwqe(struct device *pdev,
299 struct sk_buff *skb,
300 struct mlx5e_mpw_info *wi,
301 u32 page_idx, u32 offset,
302 u32 headlen)
303 {
304 u16 headlen_pg = min_t(u32, headlen, PAGE_SIZE - offset);
305 struct mlx5e_dma_info *dma_info = &wi->umr.dma_info[page_idx];
306 unsigned int len;
307
308 /* Aligning len to sizeof(long) optimizes memcpy performance */
309 len = ALIGN(headlen_pg, sizeof(long));
310 dma_sync_single_for_cpu(pdev, dma_info->addr + offset, len,
311 DMA_FROM_DEVICE);
312 skb_copy_to_linear_data_offset(skb, 0,
313 page_address(dma_info->page) + offset,
314 len);
315 if (unlikely(offset + headlen > PAGE_SIZE)) {
316 dma_info++;
317 headlen_pg = len;
318 len = ALIGN(headlen - headlen_pg, sizeof(long));
319 dma_sync_single_for_cpu(pdev, dma_info->addr, len,
320 DMA_FROM_DEVICE);
321 skb_copy_to_linear_data_offset(skb, headlen_pg,
322 page_address(dma_info->page),
323 len);
324 }
325 }
326
327 static u16 mlx5e_get_wqe_mtt_offset(u16 rq_ix, u16 wqe_ix)
328 {
329 return rq_ix * MLX5_CHANNEL_MAX_NUM_MTTS +
330 wqe_ix * ALIGN(MLX5_MPWRQ_PAGES_PER_WQE, 8);
331 }
332
333 static void mlx5e_build_umr_wqe(struct mlx5e_rq *rq,
334 struct mlx5e_sq *sq,
335 struct mlx5e_umr_wqe *wqe,
336 u16 ix)
337 {
338 struct mlx5_wqe_ctrl_seg *cseg = &wqe->ctrl;
339 struct mlx5_wqe_umr_ctrl_seg *ucseg = &wqe->uctrl;
340 struct mlx5_wqe_data_seg *dseg = &wqe->data;
341 struct mlx5e_mpw_info *wi = &rq->wqe_info[ix];
342 u8 ds_cnt = DIV_ROUND_UP(sizeof(*wqe), MLX5_SEND_WQE_DS);
343 u16 umr_wqe_mtt_offset = mlx5e_get_wqe_mtt_offset(rq->ix, ix);
344
345 memset(wqe, 0, sizeof(*wqe));
346 cseg->opmod_idx_opcode =
347 cpu_to_be32((sq->pc << MLX5_WQE_CTRL_WQE_INDEX_SHIFT) |
348 MLX5_OPCODE_UMR);
349 cseg->qpn_ds = cpu_to_be32((sq->sqn << MLX5_WQE_CTRL_QPN_SHIFT) |
350 ds_cnt);
351 cseg->fm_ce_se = MLX5_WQE_CTRL_CQ_UPDATE;
352 cseg->imm = rq->umr_mkey_be;
353
354 ucseg->flags = MLX5_UMR_TRANSLATION_OFFSET_EN;
355 ucseg->klm_octowords =
356 cpu_to_be16(mlx5e_get_mtt_octw(MLX5_MPWRQ_PAGES_PER_WQE));
357 ucseg->bsf_octowords =
358 cpu_to_be16(mlx5e_get_mtt_octw(umr_wqe_mtt_offset));
359 ucseg->mkey_mask = cpu_to_be64(MLX5_MKEY_MASK_FREE);
360
361 dseg->lkey = sq->mkey_be;
362 dseg->addr = cpu_to_be64(wi->umr.mtt_addr);
363 }
364
365 static void mlx5e_post_umr_wqe(struct mlx5e_rq *rq, u16 ix)
366 {
367 struct mlx5e_sq *sq = &rq->channel->icosq;
368 struct mlx5_wq_cyc *wq = &sq->wq;
369 struct mlx5e_umr_wqe *wqe;
370 u8 num_wqebbs = DIV_ROUND_UP(sizeof(*wqe), MLX5_SEND_WQE_BB);
371 u16 pi;
372
373 /* fill sq edge with nops to avoid wqe wrap around */
374 while ((pi = (sq->pc & wq->sz_m1)) > sq->edge) {
375 sq->ico_wqe_info[pi].opcode = MLX5_OPCODE_NOP;
376 sq->ico_wqe_info[pi].num_wqebbs = 1;
377 mlx5e_send_nop(sq, true);
378 }
379
380 wqe = mlx5_wq_cyc_get_wqe(wq, pi);
381 mlx5e_build_umr_wqe(rq, sq, wqe, ix);
382 sq->ico_wqe_info[pi].opcode = MLX5_OPCODE_UMR;
383 sq->ico_wqe_info[pi].num_wqebbs = num_wqebbs;
384 sq->pc += num_wqebbs;
385 mlx5e_tx_notify_hw(sq, &wqe->ctrl, 0);
386 }
387
388 static inline int mlx5e_get_wqe_mtt_sz(void)
389 {
390 /* UMR copies MTTs in units of MLX5_UMR_MTT_ALIGNMENT bytes.
391 * To avoid copying garbage after the mtt array, we allocate
392 * a little more.
393 */
394 return ALIGN(MLX5_MPWRQ_PAGES_PER_WQE * sizeof(__be64),
395 MLX5_UMR_MTT_ALIGNMENT);
396 }
397
398 static int mlx5e_alloc_and_map_page(struct mlx5e_rq *rq,
399 struct mlx5e_mpw_info *wi,
400 int i)
401 {
402 struct page *page;
403
404 page = dev_alloc_page();
405 if (unlikely(!page))
406 return -ENOMEM;
407
408 wi->umr.dma_info[i].page = page;
409 wi->umr.dma_info[i].addr = dma_map_page(rq->pdev, page, 0, PAGE_SIZE,
410 PCI_DMA_FROMDEVICE);
411 if (unlikely(dma_mapping_error(rq->pdev, wi->umr.dma_info[i].addr))) {
412 put_page(page);
413 return -ENOMEM;
414 }
415 wi->umr.mtt[i] = cpu_to_be64(wi->umr.dma_info[i].addr | MLX5_EN_WR);
416
417 return 0;
418 }
419
420 static int mlx5e_alloc_rx_fragmented_mpwqe(struct mlx5e_rq *rq,
421 struct mlx5e_rx_wqe *wqe,
422 u16 ix)
423 {
424 struct mlx5e_mpw_info *wi = &rq->wqe_info[ix];
425 int mtt_sz = mlx5e_get_wqe_mtt_sz();
426 u32 dma_offset = mlx5e_get_wqe_mtt_offset(rq->ix, ix) << PAGE_SHIFT;
427 int i;
428
429 wi->umr.dma_info = kmalloc(sizeof(*wi->umr.dma_info) *
430 MLX5_MPWRQ_PAGES_PER_WQE,
431 GFP_ATOMIC);
432 if (unlikely(!wi->umr.dma_info))
433 goto err_out;
434
435 /* We allocate more than mtt_sz as we will align the pointer */
436 wi->umr.mtt_no_align = kzalloc(mtt_sz + MLX5_UMR_ALIGN - 1,
437 GFP_ATOMIC);
438 if (unlikely(!wi->umr.mtt_no_align))
439 goto err_free_umr;
440
441 wi->umr.mtt = PTR_ALIGN(wi->umr.mtt_no_align, MLX5_UMR_ALIGN);
442 wi->umr.mtt_addr = dma_map_single(rq->pdev, wi->umr.mtt, mtt_sz,
443 PCI_DMA_TODEVICE);
444 if (unlikely(dma_mapping_error(rq->pdev, wi->umr.mtt_addr)))
445 goto err_free_mtt;
446
447 for (i = 0; i < MLX5_MPWRQ_PAGES_PER_WQE; i++) {
448 if (unlikely(mlx5e_alloc_and_map_page(rq, wi, i)))
449 goto err_unmap;
450 page_ref_add(wi->umr.dma_info[i].page,
451 mlx5e_mpwqe_strides_per_page(rq));
452 wi->skbs_frags[i] = 0;
453 }
454
455 wi->consumed_strides = 0;
456 wi->dma_pre_sync = mlx5e_dma_pre_sync_fragmented_mpwqe;
457 wi->add_skb_frag = mlx5e_add_skb_frag_fragmented_mpwqe;
458 wi->copy_skb_header = mlx5e_copy_skb_header_fragmented_mpwqe;
459 wi->free_wqe = mlx5e_free_rx_fragmented_mpwqe;
460 wqe->data.lkey = rq->umr_mkey_be;
461 wqe->data.addr = cpu_to_be64(dma_offset);
462
463 return 0;
464
465 err_unmap:
466 while (--i >= 0) {
467 dma_unmap_page(rq->pdev, wi->umr.dma_info[i].addr, PAGE_SIZE,
468 PCI_DMA_FROMDEVICE);
469 page_ref_sub(wi->umr.dma_info[i].page,
470 mlx5e_mpwqe_strides_per_page(rq));
471 put_page(wi->umr.dma_info[i].page);
472 }
473 dma_unmap_single(rq->pdev, wi->umr.mtt_addr, mtt_sz, PCI_DMA_TODEVICE);
474
475 err_free_mtt:
476 kfree(wi->umr.mtt_no_align);
477
478 err_free_umr:
479 kfree(wi->umr.dma_info);
480
481 err_out:
482 return -ENOMEM;
483 }
484
485 void mlx5e_free_rx_fragmented_mpwqe(struct mlx5e_rq *rq,
486 struct mlx5e_mpw_info *wi)
487 {
488 int mtt_sz = mlx5e_get_wqe_mtt_sz();
489 int i;
490
491 for (i = 0; i < MLX5_MPWRQ_PAGES_PER_WQE; i++) {
492 dma_unmap_page(rq->pdev, wi->umr.dma_info[i].addr, PAGE_SIZE,
493 PCI_DMA_FROMDEVICE);
494 page_ref_sub(wi->umr.dma_info[i].page,
495 mlx5e_mpwqe_strides_per_page(rq) - wi->skbs_frags[i]);
496 put_page(wi->umr.dma_info[i].page);
497 }
498 dma_unmap_single(rq->pdev, wi->umr.mtt_addr, mtt_sz, PCI_DMA_TODEVICE);
499 kfree(wi->umr.mtt_no_align);
500 kfree(wi->umr.dma_info);
501 }
502
503 void mlx5e_post_rx_fragmented_mpwqe(struct mlx5e_rq *rq)
504 {
505 struct mlx5_wq_ll *wq = &rq->wq;
506 struct mlx5e_rx_wqe *wqe = mlx5_wq_ll_get_wqe(wq, wq->head);
507
508 clear_bit(MLX5E_RQ_STATE_UMR_WQE_IN_PROGRESS, &rq->state);
509 mlx5_wq_ll_push(wq, be16_to_cpu(wqe->next.next_wqe_index));
510 rq->stats.mpwqe_frag++;
511
512 /* ensure wqes are visible to device before updating doorbell record */
513 dma_wmb();
514
515 mlx5_wq_ll_update_db_record(wq);
516 }
517
518 static int mlx5e_alloc_rx_linear_mpwqe(struct mlx5e_rq *rq,
519 struct mlx5e_rx_wqe *wqe,
520 u16 ix)
521 {
522 struct mlx5e_mpw_info *wi = &rq->wqe_info[ix];
523 gfp_t gfp_mask;
524 int i;
525
526 gfp_mask = GFP_ATOMIC | __GFP_COLD | __GFP_MEMALLOC;
527 wi->dma_info.page = alloc_pages_node(NUMA_NO_NODE, gfp_mask,
528 MLX5_MPWRQ_WQE_PAGE_ORDER);
529 if (unlikely(!wi->dma_info.page))
530 return -ENOMEM;
531
532 wi->dma_info.addr = dma_map_page(rq->pdev, wi->dma_info.page, 0,
533 rq->wqe_sz, PCI_DMA_FROMDEVICE);
534 if (unlikely(dma_mapping_error(rq->pdev, wi->dma_info.addr))) {
535 put_page(wi->dma_info.page);
536 return -ENOMEM;
537 }
538
539 /* We split the high-order page into order-0 ones and manage their
540 * reference counter to minimize the memory held by small skb fragments
541 */
542 split_page(wi->dma_info.page, MLX5_MPWRQ_WQE_PAGE_ORDER);
543 for (i = 0; i < MLX5_MPWRQ_PAGES_PER_WQE; i++) {
544 page_ref_add(&wi->dma_info.page[i],
545 mlx5e_mpwqe_strides_per_page(rq));
546 wi->skbs_frags[i] = 0;
547 }
548
549 wi->consumed_strides = 0;
550 wi->dma_pre_sync = mlx5e_dma_pre_sync_linear_mpwqe;
551 wi->add_skb_frag = mlx5e_add_skb_frag_linear_mpwqe;
552 wi->copy_skb_header = mlx5e_copy_skb_header_linear_mpwqe;
553 wi->free_wqe = mlx5e_free_rx_linear_mpwqe;
554 wqe->data.lkey = rq->mkey_be;
555 wqe->data.addr = cpu_to_be64(wi->dma_info.addr);
556
557 return 0;
558 }
559
560 void mlx5e_free_rx_linear_mpwqe(struct mlx5e_rq *rq,
561 struct mlx5e_mpw_info *wi)
562 {
563 int i;
564
565 dma_unmap_page(rq->pdev, wi->dma_info.addr, rq->wqe_sz,
566 PCI_DMA_FROMDEVICE);
567 for (i = 0; i < MLX5_MPWRQ_PAGES_PER_WQE; i++) {
568 page_ref_sub(&wi->dma_info.page[i],
569 mlx5e_mpwqe_strides_per_page(rq) - wi->skbs_frags[i]);
570 put_page(&wi->dma_info.page[i]);
571 }
572 }
573
574 int mlx5e_alloc_rx_mpwqe(struct mlx5e_rq *rq, struct mlx5e_rx_wqe *wqe, u16 ix)
575 {
576 int err;
577
578 err = mlx5e_alloc_rx_linear_mpwqe(rq, wqe, ix);
579 if (unlikely(err)) {
580 err = mlx5e_alloc_rx_fragmented_mpwqe(rq, wqe, ix);
581 if (unlikely(err))
582 return err;
583 set_bit(MLX5E_RQ_STATE_UMR_WQE_IN_PROGRESS, &rq->state);
584 mlx5e_post_umr_wqe(rq, ix);
585 return -EBUSY;
586 }
587
588 return 0;
589 }
590
591 void mlx5e_dealloc_rx_mpwqe(struct mlx5e_rq *rq, u16 ix)
592 {
593 struct mlx5e_mpw_info *wi = &rq->wqe_info[ix];
594
595 wi->free_wqe(rq, wi);
596 }
597
598 void mlx5e_free_rx_descs(struct mlx5e_rq *rq)
599 {
600 struct mlx5_wq_ll *wq = &rq->wq;
601 struct mlx5e_rx_wqe *wqe;
602 __be16 wqe_ix_be;
603 u16 wqe_ix;
604
605 while (!mlx5_wq_ll_is_empty(wq)) {
606 wqe_ix_be = *wq->tail_next;
607 wqe_ix = be16_to_cpu(wqe_ix_be);
608 wqe = mlx5_wq_ll_get_wqe(&rq->wq, wqe_ix);
609 rq->dealloc_wqe(rq, wqe_ix);
610 mlx5_wq_ll_pop(&rq->wq, wqe_ix_be,
611 &wqe->next.next_wqe_index);
612 }
613 }
614
615 #define RQ_CANNOT_POST(rq) \
616 (!test_bit(MLX5E_RQ_STATE_POST_WQES_ENABLE, &rq->state) || \
617 test_bit(MLX5E_RQ_STATE_UMR_WQE_IN_PROGRESS, &rq->state))
618
619 bool mlx5e_post_rx_wqes(struct mlx5e_rq *rq)
620 {
621 struct mlx5_wq_ll *wq = &rq->wq;
622
623 if (unlikely(RQ_CANNOT_POST(rq)))
624 return false;
625
626 while (!mlx5_wq_ll_is_full(wq)) {
627 struct mlx5e_rx_wqe *wqe = mlx5_wq_ll_get_wqe(wq, wq->head);
628 int err;
629
630 err = rq->alloc_wqe(rq, wqe, wq->head);
631 if (unlikely(err)) {
632 if (err != -EBUSY)
633 rq->stats.buff_alloc_err++;
634 break;
635 }
636
637 mlx5_wq_ll_push(wq, be16_to_cpu(wqe->next.next_wqe_index));
638 }
639
640 /* ensure wqes are visible to device before updating doorbell record */
641 dma_wmb();
642
643 mlx5_wq_ll_update_db_record(wq);
644
645 return !mlx5_wq_ll_is_full(wq);
646 }
647
648 static void mlx5e_lro_update_hdr(struct sk_buff *skb, struct mlx5_cqe64 *cqe,
649 u32 cqe_bcnt)
650 {
651 struct ethhdr *eth = (struct ethhdr *)(skb->data);
652 struct iphdr *ipv4 = (struct iphdr *)(skb->data + ETH_HLEN);
653 struct ipv6hdr *ipv6 = (struct ipv6hdr *)(skb->data + ETH_HLEN);
654 struct tcphdr *tcp;
655
656 u8 l4_hdr_type = get_cqe_l4_hdr_type(cqe);
657 int tcp_ack = ((CQE_L4_HDR_TYPE_TCP_ACK_NO_DATA == l4_hdr_type) ||
658 (CQE_L4_HDR_TYPE_TCP_ACK_AND_DATA == l4_hdr_type));
659
660 u16 tot_len = cqe_bcnt - ETH_HLEN;
661
662 if (eth->h_proto == htons(ETH_P_IP)) {
663 tcp = (struct tcphdr *)(skb->data + ETH_HLEN +
664 sizeof(struct iphdr));
665 ipv6 = NULL;
666 skb_shinfo(skb)->gso_type = SKB_GSO_TCPV4;
667 } else {
668 tcp = (struct tcphdr *)(skb->data + ETH_HLEN +
669 sizeof(struct ipv6hdr));
670 ipv4 = NULL;
671 skb_shinfo(skb)->gso_type = SKB_GSO_TCPV6;
672 }
673
674 if (get_cqe_lro_tcppsh(cqe))
675 tcp->psh = 1;
676
677 if (tcp_ack) {
678 tcp->ack = 1;
679 tcp->ack_seq = cqe->lro_ack_seq_num;
680 tcp->window = cqe->lro_tcp_win;
681 }
682
683 if (ipv4) {
684 ipv4->ttl = cqe->lro_min_ttl;
685 ipv4->tot_len = cpu_to_be16(tot_len);
686 ipv4->check = 0;
687 ipv4->check = ip_fast_csum((unsigned char *)ipv4,
688 ipv4->ihl);
689 } else {
690 ipv6->hop_limit = cqe->lro_min_ttl;
691 ipv6->payload_len = cpu_to_be16(tot_len -
692 sizeof(struct ipv6hdr));
693 }
694 }
695
696 static inline void mlx5e_skb_set_hash(struct mlx5_cqe64 *cqe,
697 struct sk_buff *skb)
698 {
699 u8 cht = cqe->rss_hash_type;
700 int ht = (cht & CQE_RSS_HTYPE_L4) ? PKT_HASH_TYPE_L4 :
701 (cht & CQE_RSS_HTYPE_IP) ? PKT_HASH_TYPE_L3 :
702 PKT_HASH_TYPE_NONE;
703 skb_set_hash(skb, be32_to_cpu(cqe->rss_hash_result), ht);
704 }
705
706 static inline bool is_first_ethertype_ip(struct sk_buff *skb)
707 {
708 __be16 ethertype = ((struct ethhdr *)skb->data)->h_proto;
709
710 return (ethertype == htons(ETH_P_IP) || ethertype == htons(ETH_P_IPV6));
711 }
712
713 static inline void mlx5e_handle_csum(struct net_device *netdev,
714 struct mlx5_cqe64 *cqe,
715 struct mlx5e_rq *rq,
716 struct sk_buff *skb,
717 bool lro)
718 {
719 if (unlikely(!(netdev->features & NETIF_F_RXCSUM)))
720 goto csum_none;
721
722 if (lro) {
723 skb->ip_summed = CHECKSUM_UNNECESSARY;
724 return;
725 }
726
727 if (is_first_ethertype_ip(skb)) {
728 skb->ip_summed = CHECKSUM_COMPLETE;
729 skb->csum = csum_unfold((__force __sum16)cqe->check_sum);
730 rq->stats.csum_complete++;
731 return;
732 }
733
734 if (likely((cqe->hds_ip_ext & CQE_L3_OK) &&
735 (cqe->hds_ip_ext & CQE_L4_OK))) {
736 skb->ip_summed = CHECKSUM_UNNECESSARY;
737 if (cqe_is_tunneled(cqe)) {
738 skb->csum_level = 1;
739 skb->encapsulation = 1;
740 rq->stats.csum_unnecessary_inner++;
741 }
742 return;
743 }
744 csum_none:
745 skb->ip_summed = CHECKSUM_NONE;
746 rq->stats.csum_none++;
747 }
748
749 static inline void mlx5e_build_rx_skb(struct mlx5_cqe64 *cqe,
750 u32 cqe_bcnt,
751 struct mlx5e_rq *rq,
752 struct sk_buff *skb)
753 {
754 struct net_device *netdev = rq->netdev;
755 struct mlx5e_tstamp *tstamp = rq->tstamp;
756 int lro_num_seg;
757
758 lro_num_seg = be32_to_cpu(cqe->srqn) >> 24;
759 if (lro_num_seg > 1) {
760 mlx5e_lro_update_hdr(skb, cqe, cqe_bcnt);
761 skb_shinfo(skb)->gso_size = DIV_ROUND_UP(cqe_bcnt, lro_num_seg);
762 rq->stats.lro_packets++;
763 rq->stats.lro_bytes += cqe_bcnt;
764 }
765
766 if (unlikely(mlx5e_rx_hw_stamp(tstamp)))
767 mlx5e_fill_hwstamp(tstamp, get_cqe_ts(cqe), skb_hwtstamps(skb));
768
769 skb_record_rx_queue(skb, rq->ix);
770
771 if (likely(netdev->features & NETIF_F_RXHASH))
772 mlx5e_skb_set_hash(cqe, skb);
773
774 if (cqe_has_vlan(cqe))
775 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q),
776 be16_to_cpu(cqe->vlan_info));
777
778 skb->mark = be32_to_cpu(cqe->sop_drop_qpn) & MLX5E_TC_FLOW_ID_MASK;
779
780 mlx5e_handle_csum(netdev, cqe, rq, skb, !!lro_num_seg);
781 skb->protocol = eth_type_trans(skb, netdev);
782 }
783
784 static inline void mlx5e_complete_rx_cqe(struct mlx5e_rq *rq,
785 struct mlx5_cqe64 *cqe,
786 u32 cqe_bcnt,
787 struct sk_buff *skb)
788 {
789 rq->stats.packets++;
790 rq->stats.bytes += cqe_bcnt;
791 mlx5e_build_rx_skb(cqe, cqe_bcnt, rq, skb);
792 napi_gro_receive(rq->cq.napi, skb);
793 }
794
795 void mlx5e_handle_rx_cqe(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe)
796 {
797 struct mlx5e_rx_wqe *wqe;
798 struct sk_buff *skb;
799 __be16 wqe_counter_be;
800 u16 wqe_counter;
801 u32 cqe_bcnt;
802
803 wqe_counter_be = cqe->wqe_counter;
804 wqe_counter = be16_to_cpu(wqe_counter_be);
805 wqe = mlx5_wq_ll_get_wqe(&rq->wq, wqe_counter);
806 skb = rq->skb[wqe_counter];
807 prefetch(skb->data);
808 rq->skb[wqe_counter] = NULL;
809
810 dma_unmap_single(rq->pdev,
811 *((dma_addr_t *)skb->cb),
812 rq->wqe_sz,
813 DMA_FROM_DEVICE);
814
815 if (unlikely((cqe->op_own >> 4) != MLX5_CQE_RESP_SEND)) {
816 rq->stats.wqe_err++;
817 dev_kfree_skb(skb);
818 goto wq_ll_pop;
819 }
820
821 cqe_bcnt = be32_to_cpu(cqe->byte_cnt);
822 skb_put(skb, cqe_bcnt);
823
824 mlx5e_complete_rx_cqe(rq, cqe, cqe_bcnt, skb);
825
826 wq_ll_pop:
827 mlx5_wq_ll_pop(&rq->wq, wqe_counter_be,
828 &wqe->next.next_wqe_index);
829 }
830
831 static inline void mlx5e_mpwqe_fill_rx_skb(struct mlx5e_rq *rq,
832 struct mlx5_cqe64 *cqe,
833 struct mlx5e_mpw_info *wi,
834 u32 cqe_bcnt,
835 struct sk_buff *skb)
836 {
837 u32 consumed_bytes = ALIGN(cqe_bcnt, rq->mpwqe_stride_sz);
838 u16 stride_ix = mpwrq_get_cqe_stride_index(cqe);
839 u32 wqe_offset = stride_ix * rq->mpwqe_stride_sz;
840 u32 head_offset = wqe_offset & (PAGE_SIZE - 1);
841 u32 page_idx = wqe_offset >> PAGE_SHIFT;
842 u32 head_page_idx = page_idx;
843 u16 headlen = min_t(u16, MLX5_MPWRQ_SMALL_PACKET_THRESHOLD, cqe_bcnt);
844 u32 frag_offset = head_offset + headlen;
845 u16 byte_cnt = cqe_bcnt - headlen;
846
847 if (unlikely(frag_offset >= PAGE_SIZE)) {
848 page_idx++;
849 frag_offset -= PAGE_SIZE;
850 }
851 wi->dma_pre_sync(rq->pdev, wi, wqe_offset, consumed_bytes);
852
853 while (byte_cnt) {
854 u32 pg_consumed_bytes =
855 min_t(u32, PAGE_SIZE - frag_offset, byte_cnt);
856
857 wi->add_skb_frag(rq, skb, wi, page_idx, frag_offset,
858 pg_consumed_bytes);
859 byte_cnt -= pg_consumed_bytes;
860 frag_offset = 0;
861 page_idx++;
862 }
863 /* copy header */
864 wi->copy_skb_header(rq->pdev, skb, wi, head_page_idx, head_offset,
865 headlen);
866 /* skb linear part was allocated with headlen and aligned to long */
867 skb->tail += headlen;
868 skb->len += headlen;
869 }
870
871 void mlx5e_handle_rx_cqe_mpwrq(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe)
872 {
873 u16 cstrides = mpwrq_get_cqe_consumed_strides(cqe);
874 u16 wqe_id = be16_to_cpu(cqe->wqe_id);
875 struct mlx5e_mpw_info *wi = &rq->wqe_info[wqe_id];
876 struct mlx5e_rx_wqe *wqe = mlx5_wq_ll_get_wqe(&rq->wq, wqe_id);
877 struct sk_buff *skb;
878 u16 cqe_bcnt;
879
880 wi->consumed_strides += cstrides;
881
882 if (unlikely((cqe->op_own >> 4) != MLX5_CQE_RESP_SEND)) {
883 rq->stats.wqe_err++;
884 goto mpwrq_cqe_out;
885 }
886
887 if (unlikely(mpwrq_is_filler_cqe(cqe))) {
888 rq->stats.mpwqe_filler++;
889 goto mpwrq_cqe_out;
890 }
891
892 skb = napi_alloc_skb(rq->cq.napi,
893 ALIGN(MLX5_MPWRQ_SMALL_PACKET_THRESHOLD,
894 sizeof(long)));
895 if (unlikely(!skb)) {
896 rq->stats.buff_alloc_err++;
897 goto mpwrq_cqe_out;
898 }
899
900 prefetch(skb->data);
901 cqe_bcnt = mpwrq_get_cqe_byte_cnt(cqe);
902
903 mlx5e_mpwqe_fill_rx_skb(rq, cqe, wi, cqe_bcnt, skb);
904 mlx5e_complete_rx_cqe(rq, cqe, cqe_bcnt, skb);
905
906 mpwrq_cqe_out:
907 if (likely(wi->consumed_strides < rq->mpwqe_num_strides))
908 return;
909
910 wi->free_wqe(rq, wi);
911 mlx5_wq_ll_pop(&rq->wq, cqe->wqe_id, &wqe->next.next_wqe_index);
912 }
913
914 int mlx5e_poll_rx_cq(struct mlx5e_cq *cq, int budget)
915 {
916 struct mlx5e_rq *rq = container_of(cq, struct mlx5e_rq, cq);
917 int work_done = 0;
918
919 if (unlikely(test_bit(MLX5E_RQ_STATE_FLUSH_TIMEOUT, &rq->state)))
920 return 0;
921
922 if (cq->decmprs_left)
923 work_done += mlx5e_decompress_cqes_cont(rq, cq, 0, budget);
924
925 for (; work_done < budget; work_done++) {
926 struct mlx5_cqe64 *cqe = mlx5e_get_cqe(cq);
927
928 if (!cqe)
929 break;
930
931 if (mlx5_get_cqe_format(cqe) == MLX5_COMPRESSED) {
932 work_done +=
933 mlx5e_decompress_cqes_start(rq, cq,
934 budget - work_done);
935 continue;
936 }
937
938 mlx5_cqwq_pop(&cq->wq);
939
940 rq->handle_rx_cqe(rq, cqe);
941 }
942
943 mlx5_cqwq_update_db_record(&cq->wq);
944
945 /* ensure cq space is freed before enabling more cqes */
946 wmb();
947
948 return work_done;
949 }
Linux kernel - Deliverables
This page took 0.061365 seconds and 5 git commands to generate.