gdb/microblaze-tdep.c

   1 /* Target-dependent code for Xilinx MicroBlaze.
   2
   3    Copyright (C) 2009-2014 Free Software Foundation, Inc.
   4
   5    This file is part of GDB.
   6
   7    This program is free software; you can redistribute it and/or modify
   8    it under the terms of the GNU General Public License as published by
   9    the Free Software Foundation; either version 3 of the License, or
  10    (at your option) any later version.
  11
  12    This program is distributed in the hope that it will be useful,
  13    but WITHOUT ANY WARRANTY; without even the implied warranty of
  14    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  15    GNU General Public License for more details.
  16
  17    You should have received a copy of the GNU General Public License
  18    along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
  19
  20 #include "defs.h"
  21 #include "arch-utils.h"
  22 #include "dis-asm.h"
  23 #include "frame.h"
  24 #include "trad-frame.h"
  25 #include "symtab.h"
  26 #include "value.h"
  27 #include "gdbcmd.h"
  28 #include "breakpoint.h"
  29 #include "inferior.h"
  30 #include "regcache.h"
  31 #include "target.h"
  32 #include "frame-base.h"
  33 #include "frame-unwind.h"
  34 #include "dwarf2-frame.h"
  35 #include "osabi.h"
  36 #include "target-descriptions.h"
  37 #include "opcodes/microblaze-opcm.h"
  38 #include "opcodes/microblaze-dis.h"
  39 #include "microblaze-tdep.h"
  40 #include "remote.h"
  41
  42 #include "features/microblaze-with-stack-protect.c"
  43 #include "features/microblaze.c"
  44 \f
  45 /* Instruction macros used for analyzing the prologue.  */
  46 /* This set of instruction macros need to be changed whenever the
  47    prologue generated by the compiler could have more instructions or
  48    different type of instructions.
  49    This set also needs to be verified if it is complete.  */
  50 #define IS_RETURN(op) (op == rtsd || op == rtid)
  51 #define IS_UPDATE_SP(op, rd, ra) \
  52   ((op == addik || op == addi) && rd == REG_SP && ra == REG_SP)
  53 #define IS_SPILL_SP(op, rd, ra) \
  54   ((op == swi || op == sw) && rd == REG_SP && ra == REG_SP)
  55 #define IS_SPILL_REG(op, rd, ra) \
  56   ((op == swi || op == sw) && rd != REG_SP && ra == REG_SP)
  57 #define IS_ALSO_SPILL_REG(op, rd, ra, rb) \
  58   ((op == swi || op == sw) && rd != REG_SP && ra == 0 && rb == REG_SP)
  59 #define IS_SETUP_FP(op, ra, rb) \
  60   ((op == add || op == addik || op == addk) && ra == REG_SP && rb == 0)
  61 #define IS_SPILL_REG_FP(op, rd, ra, fpregnum) \
  62   ((op == swi || op == sw) && rd != REG_SP && ra == fpregnum && ra != 0)
  63 #define IS_SAVE_HIDDEN_PTR(op, rd, ra, rb) \
  64   ((op == add || op == addik) && ra == MICROBLAZE_FIRST_ARGREG && rb == 0)
  65
  66 /* The registers of the Xilinx microblaze processor.  */
  67
  68 static const char *microblaze_register_names[] =
  69 {
  70   "r0",   "r1",  "r2",    "r3",   "r4",   "r5",   "r6",   "r7",
  71   "r8",   "r9",  "r10",   "r11",  "r12",  "r13",  "r14",  "r15",
  72   "r16",  "r17", "r18",   "r19",  "r20",  "r21",  "r22",  "r23",
  73   "r24",  "r25", "r26",   "r27",  "r28",  "r29",  "r30",  "r31",
  74   "rpc",  "rmsr", "rear", "resr", "rfsr", "rbtr",
  75   "rpvr0", "rpvr1", "rpvr2", "rpvr3", "rpvr4", "rpvr5", "rpvr6",
  76   "rpvr7", "rpvr8", "rpvr9", "rpvr10", "rpvr11",
  77   "redr", "rpid", "rzpr", "rtlbx", "rtlbsx", "rtlblo", "rtlbhi",
  78   "rslr", "rshr"
  79 };
  80
  81 #define MICROBLAZE_NUM_REGS ARRAY_SIZE (microblaze_register_names)
  82 \f
  83 static unsigned int microblaze_debug_flag = 0;
  84
  85 static void
  86 microblaze_debug (const char *fmt, ...)
  87 {
  88   if (microblaze_debug_flag)
  89     {
  90        va_list args;
  91
  92        va_start (args, fmt);
  93        printf_unfiltered ("MICROBLAZE: ");
  94        vprintf_unfiltered (fmt, args);
  95        va_end (args);
  96     }
  97 }
  98 \f
  99 /* Return the name of register REGNUM.  */
 100
 101 static const char *
 102 microblaze_register_name (struct gdbarch *gdbarch, int regnum)
 103 {
 104   if (regnum >= 0 && regnum < MICROBLAZE_NUM_REGS)
 105     return microblaze_register_names[regnum];
 106   return NULL;
 107 }
 108
 109 static struct type *
 110 microblaze_register_type (struct gdbarch *gdbarch, int regnum)
 111 {
 112   if (regnum == MICROBLAZE_SP_REGNUM)
 113     return builtin_type (gdbarch)->builtin_data_ptr;
 114
 115   if (regnum == MICROBLAZE_PC_REGNUM)
 116     return builtin_type (gdbarch)->builtin_func_ptr;
 117
 118   return builtin_type (gdbarch)->builtin_int;
 119 }
 120
 121 \f
 122 /* Fetch the instruction at PC.  */
 123
 124 static unsigned long
 125 microblaze_fetch_instruction (CORE_ADDR pc)
 126 {
 127   enum bfd_endian byte_order = gdbarch_byte_order (target_gdbarch ());
 128   gdb_byte buf[4];
 129
 130   /* If we can't read the instruction at PC, return zero.  */
 131   if (target_read_code (pc, buf, sizeof (buf)))
 132     return 0;
 133
 134   return extract_unsigned_integer (buf, 4, byte_order);
 135 }
 136 \f
 137
 138 static CORE_ADDR
 139 microblaze_push_dummy_code (struct gdbarch *gdbarch, CORE_ADDR sp,
 140                             CORE_ADDR funcaddr,
 141                             struct value **args, int nargs,
 142                             struct type *value_type,
 143                             CORE_ADDR *real_pc, CORE_ADDR *bp_addr,
 144                             struct regcache *regcache)
 145 {
 146   error (_("push_dummy_code not implemented"));
 147   return sp;
 148 }
 149
 150
 151 static CORE_ADDR
 152 microblaze_push_dummy_call (struct gdbarch *gdbarch, struct value *function,
 153                             struct regcache *regcache, CORE_ADDR bp_addr,
 154                             int nargs, struct value **args, CORE_ADDR sp,
 155                             int struct_return, CORE_ADDR struct_addr)
 156 {
 157   error (_("store_arguments not implemented"));
 158   return sp;
 159 }
 160
 161 static const gdb_byte *
 162 microblaze_breakpoint_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pc,
 163                                int *len)
 164 {
 165   static gdb_byte break_insn[] = MICROBLAZE_BREAKPOINT;
 166
 167   *len = sizeof (break_insn);
 168   return break_insn;
 169 }
 170 \f
 171 /* Allocate and initialize a frame cache.  */
 172
 173 static struct microblaze_frame_cache *
 174 microblaze_alloc_frame_cache (void)
 175 {
 176   struct microblaze_frame_cache *cache;
 177
 178   cache = FRAME_OBSTACK_ZALLOC (struct microblaze_frame_cache);
 179
 180   /* Base address.  */
 181   cache->base = 0;
 182   cache->pc = 0;
 183
 184   /* Frameless until proven otherwise.  */
 185   cache->frameless_p = 1;
 186
 187   return cache;
 188 }
 189
 190 /* The base of the current frame is actually in the stack pointer.
 191    This happens when there is no frame pointer (microblaze ABI does not
 192    require a frame pointer) or when we're stopped in the prologue or
 193    epilogue itself.  In these cases, microblaze_analyze_prologue will need
 194    to update fi->frame before returning or analyzing the register
 195    save instructions.  */
 196 #define MICROBLAZE_MY_FRAME_IN_SP 0x1
 197
 198 /* The base of the current frame is in a frame pointer register.
 199    This register is noted in frame_extra_info->fp_regnum.
 200
 201    Note that the existance of an FP might also indicate that the
 202    function has called alloca.  */
 203 #define MICROBLAZE_MY_FRAME_IN_FP 0x2
 204
 205 /* Function prologues on the Xilinx microblaze processors consist of:
 206
 207    - adjustments to the stack pointer (r1) (addi r1, r1, imm)
 208    - making a copy of r1 into another register (a "frame" pointer)
 209      (add r?, r1, r0)
 210    - store word/multiples that use r1 or the frame pointer as the
 211      base address (swi r?, r1, imm OR swi r?, fp, imm)
 212
 213    Note that microblaze really doesn't have a real frame pointer.
 214    Instead, the compiler may copy the SP into a register (usually
 215    r19) to act as an arg pointer.  For our target-dependent purposes,
 216    the frame info's "frame" member will be the beginning of the
 217    frame.  The SP could, in fact, point below this.
 218
 219    The prologue ends when an instruction fails to meet either of
 220    these criteria.  */
 221
 222 /* Analyze the prologue to determine where registers are saved,
 223    the end of the prologue, etc.  Return the address of the first line
 224    of "real" code (i.e., the end of the prologue).  */
 225
 226 static CORE_ADDR
 227 microblaze_analyze_prologue (struct gdbarch *gdbarch, CORE_ADDR pc,
 228                              CORE_ADDR current_pc,
 229                              struct microblaze_frame_cache *cache)
 230 {
 231   const char *name;
 232   CORE_ADDR func_addr, func_end, addr, stop, prologue_end_addr = 0;
 233   unsigned long insn;
 234   int rd, ra, rb, imm;
 235   enum microblaze_instr op;
 236   int flags = 0;
 237   int save_hidden_pointer_found = 0;
 238   int non_stack_instruction_found = 0;
 239
 240   /* Find the start of this function.  */
 241   find_pc_partial_function (pc, &name, &func_addr, &func_end);
 242   if (func_addr < pc)
 243     pc = func_addr;
 244
 245   if (current_pc < pc)
 246     return current_pc;
 247
 248    /* Initialize info about frame.  */
 249    cache->framesize = 0;
 250    cache->fp_regnum = MICROBLAZE_SP_REGNUM;
 251    cache->frameless_p = 1;
 252
 253   /* Start decoding the prologue.  We start by checking two special cases:
 254
 255      1. We're about to return
 256      2. We're at the first insn of the prologue.
 257
 258      If we're about to return, our frame has already been deallocated.
 259      If we are stopped at the first instruction of a prologue,
 260      then our frame has not yet been set up.  */
 261
 262   /* Get the first insn from memory.  */
 263
 264   insn = microblaze_fetch_instruction (pc);
 265   op = microblaze_decode_insn (insn, &rd, &ra, &rb, &imm);
 266
 267   if (IS_RETURN(op))
 268     return pc;
 269
 270   /* Start at beginning of function and analyze until we get to the
 271      current pc, or the end of the function, whichever is first.  */
 272   stop = (current_pc < func_end ? current_pc : func_end);
 273
 274   microblaze_debug ("Scanning prologue: name=%s, func_addr=%s, stop=%s\n",
 275                     name, paddress (gdbarch, func_addr),
 276                     paddress (gdbarch, stop));
 277
 278   for (addr = func_addr; addr < stop; addr += INST_WORD_SIZE)
 279     {
 280       insn = microblaze_fetch_instruction (addr);
 281       op = microblaze_decode_insn (insn, &rd, &ra, &rb, &imm);
 282       microblaze_debug ("%s %08lx\n", paddress (gdbarch, pc), insn);
 283
 284       /* This code is very sensitive to what functions are present in the
 285          prologue.  It assumes that the (addi, addik, swi, sw) can be the
 286          only instructions in the prologue.  */
 287       if (IS_UPDATE_SP(op, rd, ra))
 288         {
 289           microblaze_debug ("got addi r1,r1,%d; contnuing\n", imm);
 290           if (cache->framesize)
 291             break;      /* break if framesize already computed.  */
 292           cache->framesize = -imm; /* stack grows towards low memory.  */
 293           cache->frameless_p = 0; /* Frame found.  */
 294           save_hidden_pointer_found = 0;
 295           non_stack_instruction_found = 0;
 296           continue;
 297         }
 298       else if (IS_SPILL_SP(op, rd, ra))
 299         {
 300           /* Spill stack pointer.  */
 301           cache->register_offsets[rd] = imm; /* SP spilled before updating.  */
 302
 303           microblaze_debug ("swi r1 r1 %d, continuing\n", imm);
 304           save_hidden_pointer_found = 0;
 305           if (!cache->framesize)
 306             non_stack_instruction_found = 0;
 307           continue;
 308         }
 309       else if (IS_SPILL_REG(op, rd, ra))
 310         {
 311           /* Spill register.  */
 312           cache->register_offsets[rd] = imm - cache->framesize;
 313
 314           microblaze_debug ("swi %d r1 %d, continuing\n", rd, imm);
 315           save_hidden_pointer_found = 0;
 316           if (!cache->framesize)
 317             non_stack_instruction_found = 0;
 318           continue;
 319         }
 320       else if (IS_ALSO_SPILL_REG(op, rd, ra, rb))
 321         {
 322           /* Spill register.  */
 323           cache->register_offsets[rd] = 0 - cache->framesize;
 324
 325           microblaze_debug ("sw %d r0 r1, continuing\n", rd);
 326           save_hidden_pointer_found = 0;
 327           if (!cache->framesize)
 328             non_stack_instruction_found = 0;
 329           continue;
 330         }
 331       else if (IS_SETUP_FP(op, ra, rb))
 332         {
 333           /* We have a frame pointer.  Note the register which is
 334              acting as the frame pointer.  */
 335           flags |= MICROBLAZE_MY_FRAME_IN_FP;
 336           flags &= ~MICROBLAZE_MY_FRAME_IN_SP;
 337           cache->fp_regnum = rd;
 338           microblaze_debug ("Found a frame pointer: r%d\n", cache->fp_regnum);
 339           save_hidden_pointer_found = 0;
 340           if (!cache->framesize)
 341             non_stack_instruction_found = 0;
 342           continue;
 343         }
 344       else if (IS_SPILL_REG_FP(op, rd, ra, cache->fp_regnum))
 345         {
 346           /* reg spilled after updating.  */
 347           cache->register_offsets[rd] = imm - cache->framesize;
 348
 349           microblaze_debug ("swi %d %d %d, continuing\n", rd, ra, imm);
 350           save_hidden_pointer_found = 0;
 351           if (!cache->framesize)
 352             non_stack_instruction_found = 0;
 353           continue;
 354         }
 355       else if (IS_SAVE_HIDDEN_PTR(op, rd, ra, rb))
 356         {
 357           /* If the first argument is a hidden pointer to the area where the
 358              return structure is to be saved, then it is saved as part of the
 359              prologue.  */
 360
 361           microblaze_debug ("add %d %d %d, continuing\n", rd, ra, rb);
 362           save_hidden_pointer_found = 1;
 363           if (!cache->framesize)
 364             non_stack_instruction_found = 0;
 365           continue;
 366         }
 367
 368       /* As a result of the modification in the next step where we continue
 369          to analyze the prologue till we reach a control flow instruction,
 370          we need another variable to store when exactly a non-stack
 371          instruction was encountered, which is the current definition
 372          of a prologue.  */
 373       if (!non_stack_instruction_found)
 374         prologue_end_addr = addr;
 375       non_stack_instruction_found = 1;
 376
 377       /* When optimizations are enabled, it is not guaranteed that prologue
 378          instructions are not mixed in with other instructions from the
 379          program.  Some programs show this behavior at -O2.  This can be
 380          avoided by adding -fno-schedule-insns2 switch as of now (edk 8.1)
 381          In such cases, we scan the function until we see the first control
 382          instruction.  */
 383
 384       {
 385         unsigned op = (unsigned)insn >> 26;
 386
 387         /* continue if not control flow (branch, return).  */
 388         if (op != 0x26 && op != 0x27 && op != 0x2d && op != 0x2e && op != 0x2f)
 389           continue;
 390         else if (op == 0x2c)
 391           continue;    /* continue if imm.  */
 392       }
 393
 394       /* This is not a prologue insn, so stop here.  */
 395       microblaze_debug ("insn is not a prologue insn -- ending scan\n");
 396       break;
 397     }
 398
 399   microblaze_debug ("done analyzing prologue\n");
 400   microblaze_debug ("prologue end = 0x%x\n", (int) addr);
 401
 402   /* If the last instruction was an add rd, r5, r0 then don't count it as
 403      part of the prologue.  */
 404   if (save_hidden_pointer_found)
 405     prologue_end_addr -= INST_WORD_SIZE;
 406
 407   return prologue_end_addr;
 408 }
 409
 410 static CORE_ADDR
 411 microblaze_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)
 412 {
 413   gdb_byte buf[4];
 414   CORE_ADDR pc;
 415
 416   frame_unwind_register (next_frame, MICROBLAZE_PC_REGNUM, buf);
 417   pc = extract_typed_address (buf, builtin_type (gdbarch)->builtin_func_ptr);
 418   /* For sentinel frame, return address is actual PC.  For other frames,
 419      return address is pc+8.  This is a workaround because gcc does not
 420      generate correct return address in CIE.  */
 421   if (frame_relative_level (next_frame) >= 0)
 422     pc += 8;
 423   return pc;
 424 }
 425
 426 /* Return PC of first real instruction of the function starting at
 427    START_PC.  */
 428
 429 static CORE_ADDR
 430 microblaze_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc)
 431 {
 432   struct symtab_and_line sal;
 433   CORE_ADDR func_start, func_end, ostart_pc;
 434   struct microblaze_frame_cache cache;
 435
 436   /* This is the preferred method, find the end of the prologue by
 437      using the debugging information.  Debugging info does not always
 438      give the right answer since parameters are stored on stack after this.
 439      Always analyze the prologue.  */
 440   if (find_pc_partial_function (start_pc, NULL, &func_start, &func_end))
 441     {
 442       sal = find_pc_line (func_start, 0);
 443
 444       if (sal.end < func_end
 445           && start_pc <= sal.end)
 446         start_pc = sal.end;
 447     }
 448
 449   ostart_pc = microblaze_analyze_prologue (gdbarch, func_start, 0xffffffffUL,
 450                                            &cache);
 451
 452   if (ostart_pc > start_pc)
 453     return ostart_pc;
 454   return start_pc;
 455 }
 456
 457 /* Normal frames.  */
 458
 459 static struct microblaze_frame_cache *
 460 microblaze_frame_cache (struct frame_info *next_frame, void **this_cache)
 461 {
 462   struct microblaze_frame_cache *cache;
 463   struct gdbarch *gdbarch = get_frame_arch (next_frame);
 464   CORE_ADDR func;
 465   int rn;
 466
 467   if (*this_cache)
 468     return *this_cache;
 469
 470   cache = microblaze_alloc_frame_cache ();
 471   *this_cache = cache;
 472   cache->saved_regs = trad_frame_alloc_saved_regs (next_frame);
 473
 474   /* Clear offsets to saved regs in frame.  */
 475   for (rn = 0; rn < gdbarch_num_regs (gdbarch); rn++)
 476     cache->register_offsets[rn] = -1;
 477
 478   func = get_frame_func (next_frame);
 479
 480   cache->pc = get_frame_address_in_block (next_frame);
 481
 482   return cache;
 483 }
 484
 485 static void
 486 microblaze_frame_this_id (struct frame_info *next_frame, void **this_cache,
 487                        struct frame_id *this_id)
 488 {
 489   struct microblaze_frame_cache *cache =
 490     microblaze_frame_cache (next_frame, this_cache);
 491
 492   /* This marks the outermost frame.  */
 493   if (cache->base == 0)
 494     return;
 495
 496   (*this_id) = frame_id_build (cache->base, cache->pc);
 497 }
 498
 499 static struct value *
 500 microblaze_frame_prev_register (struct frame_info *this_frame,
 501                                  void **this_cache, int regnum)
 502 {
 503   struct microblaze_frame_cache *cache =
 504     microblaze_frame_cache (this_frame, this_cache);
 505
 506   if (cache->frameless_p)
 507     {
 508       if (regnum == MICROBLAZE_PC_REGNUM)
 509         regnum = 15;
 510       if (regnum == MICROBLAZE_SP_REGNUM)
 511         regnum = 1;
 512       return trad_frame_get_prev_register (this_frame,
 513                                            cache->saved_regs, regnum);
 514     }
 515   else
 516     return trad_frame_get_prev_register (this_frame, cache->saved_regs,
 517                                          regnum);
 518
 519 }
 520
 521 static const struct frame_unwind microblaze_frame_unwind =
 522 {
 523   NORMAL_FRAME,
 524   default_frame_unwind_stop_reason,
 525   microblaze_frame_this_id,
 526   microblaze_frame_prev_register,
 527   NULL,
 528   default_frame_sniffer
 529 };
 530 \f
 531 static CORE_ADDR
 532 microblaze_frame_base_address (struct frame_info *next_frame,
 533                                void **this_cache)
 534 {
 535   struct microblaze_frame_cache *cache =
 536     microblaze_frame_cache (next_frame, this_cache);
 537
 538   return cache->base;
 539 }
 540
 541 static const struct frame_base microblaze_frame_base =
 542 {
 543   &microblaze_frame_unwind,
 544   microblaze_frame_base_address,
 545   microblaze_frame_base_address,
 546   microblaze_frame_base_address
 547 };
 548 \f
 549 /* Extract from an array REGBUF containing the (raw) register state, a
 550    function return value of TYPE, and copy that into VALBUF.  */
 551 static void
 552 microblaze_extract_return_value (struct type *type, struct regcache *regcache,
 553                                  gdb_byte *valbuf)
 554 {
 555   gdb_byte buf[8];
 556
 557   /* Copy the return value (starting) in RETVAL_REGNUM to VALBUF.  */
 558   switch (TYPE_LENGTH (type))
 559     {
 560       case 1:   /* return last byte in the register.  */
 561         regcache_cooked_read (regcache, MICROBLAZE_RETVAL_REGNUM, buf);
 562         memcpy(valbuf, buf + MICROBLAZE_REGISTER_SIZE - 1, 1);
 563         return;
 564       case 2:   /* return last 2 bytes in register.  */
 565         regcache_cooked_read (regcache, MICROBLAZE_RETVAL_REGNUM, buf);
 566         memcpy(valbuf, buf + MICROBLAZE_REGISTER_SIZE - 2, 2);
 567         return;
 568       case 4:   /* for sizes 4 or 8, copy the required length.  */
 569       case 8:
 570         regcache_cooked_read (regcache, MICROBLAZE_RETVAL_REGNUM, buf);
 571         regcache_cooked_read (regcache, MICROBLAZE_RETVAL_REGNUM+1, buf+4);
 572         memcpy (valbuf, buf, TYPE_LENGTH (type));
 573         return;
 574       default:
 575         internal_error (__FILE__, __LINE__,
 576                         _("Unsupported return value size requested"));
 577     }
 578 }
 579
 580 /* Store the return value in VALBUF (of type TYPE) where the caller
 581    expects to see it.
 582
 583    Integers up to four bytes are stored in r3.
 584
 585    Longs are stored in r3 (most significant word) and r4 (least
 586    significant word).
 587
 588    Small structures are always returned on stack.  */
 589
 590 static void
 591 microblaze_store_return_value (struct type *type, struct regcache *regcache,
 592                                const gdb_byte *valbuf)
 593 {
 594   int len = TYPE_LENGTH (type);
 595   gdb_byte buf[8];
 596
 597   memset (buf, 0, sizeof(buf));
 598
 599   /* Integral and pointer return values.  */
 600
 601   if (len > 4)
 602     {
 603        gdb_assert (len == 8);
 604        memcpy (buf, valbuf, 8);
 605        regcache_cooked_write (regcache, MICROBLAZE_RETVAL_REGNUM+1, buf + 4);
 606     }
 607   else
 608     /* ??? Do we need to do any sign-extension here?  */
 609     memcpy (buf + 4 - len, valbuf, len);
 610
 611   regcache_cooked_write (regcache, MICROBLAZE_RETVAL_REGNUM, buf);
 612 }
 613
 614 static enum return_value_convention
 615 microblaze_return_value (struct gdbarch *gdbarch, struct value *function,
 616                          struct type *type, struct regcache *regcache,
 617                          gdb_byte *readbuf, const gdb_byte *writebuf)
 618 {
 619   if (readbuf)
 620     microblaze_extract_return_value (type, regcache, readbuf);
 621   if (writebuf)
 622     microblaze_store_return_value (type, regcache, writebuf);
 623
 624   return RETURN_VALUE_REGISTER_CONVENTION;
 625 }
 626
 627 static int
 628 microblaze_stabs_argument_has_addr (struct gdbarch *gdbarch, struct type *type)
 629 {
 630   return (TYPE_LENGTH (type) == 16);
 631 }
 632
 633 static void
 634 microblaze_write_pc (struct regcache *regcache, CORE_ADDR pc)
 635 {
 636   regcache_cooked_write_unsigned (regcache, MICROBLAZE_PC_REGNUM, pc);
 637 }
 638 \f
 639 static int dwarf2_to_reg_map[78] =
 640 { 0  /* r0  */,   1  /* r1  */,   2  /* r2  */,   3  /* r3  */,  /*  0- 3 */
 641   4  /* r4  */,   5  /* r5  */,   6  /* r6  */,   7  /* r7  */,  /*  4- 7 */
 642   8  /* r8  */,   9  /* r9  */,  10  /* r10 */,  11  /* r11 */,  /*  8-11 */
 643   12 /* r12 */,  13  /* r13 */,  14  /* r14 */,  15  /* r15 */,  /* 12-15 */
 644   16 /* r16 */,  17  /* r17 */,  18  /* r18 */,  19  /* r19 */,  /* 16-19 */
 645   20 /* r20 */,  21  /* r21 */,  22  /* r22 */,  23  /* r23 */,  /* 20-23 */
 646   24 /* r24 */,  25  /* r25 */,  26  /* r26 */,  27  /* r27 */,  /* 24-25 */
 647   28 /* r28 */,  29  /* r29 */,  30  /* r30 */,  31  /* r31 */,  /* 28-31 */
 648   -1 /* $f0 */,  -1  /* $f1 */,  -1  /* $f2 */,  -1  /* $f3 */,  /* 32-35 */
 649   -1 /* $f4 */,  -1  /* $f5 */,  -1  /* $f6 */,  -1  /* $f7 */,  /* 36-39 */
 650   -1 /* $f8 */,  -1  /* $f9 */,  -1  /* $f10 */, -1  /* $f11 */, /* 40-43 */
 651   -1 /* $f12 */, -1  /* $f13 */, -1  /* $f14 */, -1  /* $f15 */, /* 44-47 */
 652   -1 /* $f16 */, -1  /* $f17 */, -1  /* $f18 */, -1  /* $f19 */, /* 48-51 */
 653   -1 /* $f20 */, -1  /* $f21 */, -1  /* $f22 */, -1  /* $f23 */, /* 52-55 */
 654   -1 /* $f24 */, -1  /* $f25 */, -1  /* $f26 */, -1  /* $f27 */, /* 56-59 */
 655   -1 /* $f28 */, -1  /* $f29 */, -1  /* $f30 */, -1  /* $f31 */, /* 60-63 */
 656   -1 /* hi   */, -1  /* lo   */, -1  /* accum*/, 33  /* rmsr */, /* 64-67 */
 657   -1 /* $fcc1*/, -1  /* $fcc2*/, -1  /* $fcc3*/, -1  /* $fcc4*/, /* 68-71 */
 658   -1 /* $fcc5*/, -1  /* $fcc6*/, -1  /* $fcc7*/, -1  /* $ap  */, /* 72-75 */
 659   -1 /* $rap */, -1  /* $frp */                                  /* 76-77 */
 660 };
 661
 662 static int
 663 microblaze_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int reg)
 664 {
 665   gdb_assert ((size_t) reg < sizeof (dwarf2_to_reg_map));
 666   return dwarf2_to_reg_map[reg];
 667 }
 668
 669 static void
 670 microblaze_register_g_packet_guesses (struct gdbarch *gdbarch)
 671 {
 672   register_remote_g_packet_guess (gdbarch,
 673                                   4 * MICROBLAZE_NUM_CORE_REGS,
 674                                   tdesc_microblaze);
 675
 676   register_remote_g_packet_guess (gdbarch,
 677                                   4 * MICROBLAZE_NUM_REGS,
 678                                   tdesc_microblaze_with_stack_protect);
 679 }
 680
 681 static struct gdbarch *
 682 microblaze_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)
 683 {
 684   struct gdbarch_tdep *tdep;
 685   struct gdbarch *gdbarch;
 686   struct tdesc_arch_data *tdesc_data = NULL;
 687   const struct target_desc *tdesc = info.target_desc;
 688
 689   /* If there is already a candidate, use it.  */
 690   arches = gdbarch_list_lookup_by_info (arches, &info);
 691   if (arches != NULL)
 692     return arches->gdbarch;
 693   if (tdesc == NULL)
 694     tdesc = tdesc_microblaze;
 695
 696   /* Check any target description for validity.  */
 697   if (tdesc_has_registers (tdesc))
 698     {
 699       const struct tdesc_feature *feature;
 700       int valid_p;
 701       int i;
 702
 703       feature = tdesc_find_feature (tdesc,
 704                                     "org.gnu.gdb.microblaze.core");
 705       if (feature == NULL)
 706         return NULL;
 707       tdesc_data = tdesc_data_alloc ();
 708
 709       valid_p = 1;
 710       for (i = 0; i < MICROBLAZE_NUM_CORE_REGS; i++)
 711         valid_p &= tdesc_numbered_register (feature, tdesc_data, i,
 712                                             microblaze_register_names[i]);
 713       feature = tdesc_find_feature (tdesc,
 714                                     "org.gnu.gdb.microblaze.stack-protect");
 715       if (feature != NULL)
 716         {
 717           valid_p = 1;
 718           valid_p &= tdesc_numbered_register (feature, tdesc_data,
 719                                               MICROBLAZE_SLR_REGNUM,
 720                                               "rslr");
 721           valid_p &= tdesc_numbered_register (feature, tdesc_data,
 722                                               MICROBLAZE_SHR_REGNUM,
 723                                               "rshr");
 724         }
 725
 726       if (!valid_p)
 727         {
 728           tdesc_data_cleanup (tdesc_data);
 729           return NULL;
 730         }
 731     }
 732
 733   /* Allocate space for the new architecture.  */
 734   tdep = XNEW (struct gdbarch_tdep);
 735   gdbarch = gdbarch_alloc (&info, tdep);
 736
 737   set_gdbarch_long_double_bit (gdbarch, 128);
 738
 739   set_gdbarch_num_regs (gdbarch, MICROBLAZE_NUM_REGS);
 740   set_gdbarch_register_name (gdbarch, microblaze_register_name);
 741   set_gdbarch_register_type (gdbarch, microblaze_register_type);
 742
 743   /* Register numbers of various important registers.  */
 744   set_gdbarch_sp_regnum (gdbarch, MICROBLAZE_SP_REGNUM);
 745   set_gdbarch_pc_regnum (gdbarch, MICROBLAZE_PC_REGNUM);
 746
 747   /* Map Dwarf2 registers to GDB registers.  */
 748   set_gdbarch_dwarf2_reg_to_regnum (gdbarch, microblaze_dwarf2_reg_to_regnum);
 749
 750   /* Call dummy code.  */
 751   set_gdbarch_call_dummy_location (gdbarch, ON_STACK);
 752   set_gdbarch_push_dummy_code (gdbarch, microblaze_push_dummy_code);
 753   set_gdbarch_push_dummy_call (gdbarch, microblaze_push_dummy_call);
 754
 755   set_gdbarch_return_value (gdbarch, microblaze_return_value);
 756   set_gdbarch_stabs_argument_has_addr
 757     (gdbarch, microblaze_stabs_argument_has_addr);
 758
 759   set_gdbarch_skip_prologue (gdbarch, microblaze_skip_prologue);
 760
 761   /* Stack grows downward.  */
 762   set_gdbarch_inner_than (gdbarch, core_addr_lessthan);
 763
 764   set_gdbarch_breakpoint_from_pc (gdbarch, microblaze_breakpoint_from_pc);
 765
 766   set_gdbarch_frame_args_skip (gdbarch, 8);
 767
 768   set_gdbarch_print_insn (gdbarch, print_insn_microblaze);
 769
 770   set_gdbarch_write_pc (gdbarch, microblaze_write_pc);
 771
 772   set_gdbarch_unwind_pc (gdbarch, microblaze_unwind_pc);
 773
 774   microblaze_register_g_packet_guesses (gdbarch);
 775
 776   frame_base_set_default (gdbarch, &microblaze_frame_base);
 777
 778   /* Hook in ABI-specific overrides, if they have been registered.  */
 779   gdbarch_init_osabi (info, gdbarch);
 780
 781   /* Unwind the frame.  */
 782   dwarf2_append_unwinders (gdbarch);
 783   frame_unwind_append_unwinder (gdbarch, &microblaze_frame_unwind);
 784   frame_base_append_sniffer (gdbarch, dwarf2_frame_base_sniffer);
 785   if (tdesc_data != NULL)
 786     tdesc_use_registers (gdbarch, tdesc, tdesc_data);
 787
 788   return gdbarch;
 789 }
 790
 791 /* Provide a prototype to silence -Wmissing-prototypes.  */
 792 void _initialize_microblaze_tdep (void);
 793
 794 void
 795 _initialize_microblaze_tdep (void)
 796 {
 797   register_gdbarch_init (bfd_arch_microblaze, microblaze_gdbarch_init);
 798
 799   initialize_tdesc_microblaze_with_stack_protect ();
 800   initialize_tdesc_microblaze ();
 801   /* Debug this files internals.  */
 802   add_setshow_zuinteger_cmd ("microblaze", class_maintenance,
 803                              &microblaze_debug_flag, _("\
 804 Set microblaze debugging."), _("\
 805 Show microblaze debugging."), _("\
 806 When non-zero, microblaze specific debugging is enabled."),
 807                              NULL,
 808                              NULL,
 809                              &setdebuglist, &showdebuglist);
 810
 811 }