a66e93fb8e2c0f9c00dd4f971ba72d9114c71644
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
1 2016-04-28 Nick Clifton <nickc@redhat.com>
2
3 PR target/19722
4 * aarch64-dis.c (aarch64_opcode_decode): Run verifier if present.
5 * aarch64-opc.c (verify_ldpsw): New function.
6 * aarch64-opc.h (verify_ldpsw): New prototype.
7 * aarch64-tbl.h: Add initialiser for verifier field.
8 (LDPSW): Set verifier to verify_ldpsw.
9
10 2016-04-23 H.J. Lu <hongjiu.lu@intel.com>
11
12 PR binutils/19983
13 PR binutils/19984
14 * i386-dis.c (print_insn): Return -1 if size of bfd_vma is
15 smaller than address size.
16
17 2016-04-20 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
18
19 * alpha-dis.c: Regenerate.
20 * crx-dis.c: Likewise.
21 * disassemble.c: Likewise.
22 * epiphany-opc.c: Likewise.
23 * fr30-opc.c: Likewise.
24 * frv-opc.c: Likewise.
25 * ip2k-opc.c: Likewise.
26 * iq2000-opc.c: Likewise.
27 * lm32-opc.c: Likewise.
28 * lm32-opinst.c: Likewise.
29 * m32c-opc.c: Likewise.
30 * m32r-opc.c: Likewise.
31 * m32r-opinst.c: Likewise.
32 * mep-opc.c: Likewise.
33 * mt-opc.c: Likewise.
34 * or1k-opc.c: Likewise.
35 * or1k-opinst.c: Likewise.
36 * tic80-opc.c: Likewise.
37 * xc16x-opc.c: Likewise.
38 * xstormy16-opc.c: Likewise.
39
40 2016-04-19 Andrew Burgess <andrew.burgess@embecosm.com>
41
42 * arc-nps400-tbl.h: Add addb, subb, adcb, sbcb, andb, xorb, orb,
43 fxorb, wxorb, shlb, shrb, notb, cntbb, div, mod, divm, qcmp,
44 calcsd, and calcxd instructions.
45 * arc-opc.c (insert_nps_bitop_size): Delete.
46 (extract_nps_bitop_size): Delete.
47 (MAKE_SRC_POS_INSERT_EXTRACT_FUNCS): Define, and use.
48 (extract_nps_qcmp_m3): Define.
49 (extract_nps_qcmp_m2): Define.
50 (extract_nps_qcmp_m1): Define.
51 (arc_flag_operands): Add F_NPS_SX, F_NPS_AR, F_NPS_AL.
52 (arc_flag_classes): Add C_NPS_SX, C_NPS_AR_AL
53 (arc_operands): Add NPS_SRC2_POS, NPS_SRC1_POS, NPS_ADDB_SIZE,
54 NPS_ANDB_SIZE, NPS_FXORB_SIZ, NPS_WXORB_SIZ, NPS_R_XLDST,
55 NPS_DIV_UIMM4, NPS_QCMP_SIZE, NPS_QCMP_M1, NPS_QCMP_M2, and
56 NPS_QCMP_M3.
57
58 2016-04-19 Andrew Burgess <andrew.burgess@embecosm.com>
59
60 * arc-nps400-tbl.h: Add dctcp, dcip, dcet, and dcacl instructions.
61
62 2016-04-15 H.J. Lu <hongjiu.lu@intel.com>
63
64 * Makefile.in: Regenerated with automake 1.11.6.
65 * aclocal.m4: Likewise.
66
67 2016-04-14 Andrew Burgess <andrew.burgess@embecosm.com>
68
69 * arc-nps400-tbl.h: Add xldb, xldw, xld, xstb, xstw, and xst
70 instructions.
71 * arc-opc.c (insert_nps_cmem_uimm16): New function.
72 (extract_nps_cmem_uimm16): New function.
73 (arc_operands): Add NPS_XLDST_UIMM16 operand.
74
75 2016-04-14 Andrew Burgess <andrew.burgess@embecosm.com>
76
77 * arc-dis.c (arc_insn_length): New function.
78 (print_insn_arc): Use arc_insn_length, change insnLen to unsigned.
79 (find_format): Change insnLen parameter to unsigned.
80
81 2016-04-13 Nick Clifton <nickc@redhat.com>
82
83 PR target/19937
84 * v850-opc.c (v850_opcodes): Correct masks for long versions of
85 the LD.B and LD.BU instructions.
86
87 2016-04-12 Claudiu Zissulescu <claziss@synopsys.com>
88
89 * arc-dis.c (find_format): Check for extension flags.
90 (print_flags): New function.
91 (print_insn_arc): Update for .extCondCode, .extCoreRegister and
92 .extAuxRegister.
93 * arc-ext.c (arcExtMap_coreRegName): Use
94 LAST_EXTENSION_CORE_REGISTER.
95 (arcExtMap_coreReadWrite): Likewise.
96 (dump_ARC_extmap): Update printing.
97 * arc-opc.c (arc_flag_classes): Add F_CLASS_EXTEND flag.
98 (arc_aux_regs): Add cpu field.
99 * arc-regs.h: Add cpu field, lower case name aux registers.
100
101 2016-04-12 Claudiu Zissulescu <claziss@synopsys.com>
102
103 * arc-tbl.h: Add rtsc, sleep with no arguments.
104
105 2016-04-12 Claudiu Zissulescu <claziss@synopsys.com>
106
107 * arc-opc.c (flags_none, flags_f, flags_cc, flags_ccf):
108 Initialize.
109 (arg_none, arg_32bit_rarbrc, arg_32bit_zarbrc, arg_32bit_rbrbrc)
110 (arg_32bit_rarbu6, arg_32bit_zarbu6, arg_32bit_rbrbu6)
111 (arg_32bit_rbrbs12, arg_32bit_ralimmrc, arg_32bit_rarblimm)
112 (arg_32bit_zalimmrc, arg_32bit_zarblimm, arg_32bit_rbrblimm)
113 (arg_32bit_ralimmu6, arg_32bit_zalimmu6, arg_32bit_zalimms12)
114 (arg_32bit_ralimmlimm, arg_32bit_zalimmlimm, arg_32bit_rbrc)
115 (arg_32bit_zarc, arg_32bit_rbu6, arg_32bit_zau6, arg_32bit_rblimm)
116 (arg_32bit_zalimm, arg_32bit_limmrc, arg_32bit_limmu6)
117 (arg_32bit_limms12, arg_32bit_limmlimm): Likewise.
118 (arc_opcode arc_opcodes): Null terminate the array.
119 (arc_num_opcodes): Remove.
120 * arc-ext.h (INSERT_XOP): Define.
121 (extInstruction_t): Likewise.
122 (arcExtMap_instName): Delete.
123 (arcExtMap_insn): New function.
124 (arcExtMap_genOpcode): Likewise.
125 * arc-ext.c (ExtInstruction): Remove.
126 (create_map): Zero initialize instruction fields.
127 (arcExtMap_instName): Remove.
128 (arcExtMap_insn): New function.
129 (dump_ARC_extmap): More info while debuging.
130 (arcExtMap_genOpcode): New function.
131 * arc-dis.c (find_format): New function.
132 (print_insn_arc): Use find_format.
133 (arc_get_disassembler): Enable dump_ARC_extmap only when
134 debugging.
135
136 2016-04-11 Maciej W. Rozycki <macro@imgtec.com>
137
138 * mips-dis.c (print_mips16_insn_arg): Mask unused extended
139 instruction bits out.
140
141 2016-04-07 Andrew Burgess <andrew.burgess@embecosm.com>
142
143 * arc-nps400-tbl.h: Add schd, sync, and hwschd instructions.
144 * arc-opc.c (arc_flag_operands): Add new flags.
145 (arc_flag_classes): Add new classes.
146
147 2016-04-07 Andrew Burgess <andrew.burgess@embecosm.com>
148
149 * arc-opc.c (arc_opcodes): Extend comment to discus table layout.
150
151 2016-04-05 Andrew Burgess <andrew.burgess@embecosm.com>
152
153 * arc-nps400-tbl.h: Add movbi, decode1, fbset, fbclear, encode0,
154 encode1, rflt, crc16, and crc32 instructions.
155 * arc-opc.c (arc_flag_operands): Add F_NPS_R.
156 (arc_flag_classes): Add C_NPS_R.
157 (insert_nps_bitop_size_2b): New function.
158 (extract_nps_bitop_size_2b): Likewise.
159 (insert_nps_bitop_uimm8): Likewise.
160 (extract_nps_bitop_uimm8): Likewise.
161 (arc_operands): Add new operand entries.
162
163 2016-04-05 Claudiu Zissulescu <claziss@synopsys.com>
164
165 * arc-regs.h: Add a new subclass field. Add double assist
166 accumulator register values.
167 * arc-tbl.h: Use DPA subclass to mark the double assist
168 instructions. Use DPX/SPX subclas to mark the FPX instructions.
169 * arc-opc.c (RSP): Define instead of SP.
170 (arc_aux_regs): Add the subclass field.
171
172 2016-04-05 Jiong Wang <jiong.wang@arm.com>
173
174 * arm-dis.c: Support FP16 vmul, vmla, vmls (by scalar).
175
176 2016-03-31 Andrew Burgess <andrew.burgess@embecosm.com>
177
178 * arc-opc.c (arc_operands): Fix operand flags for NPS_R_DST, and
179 NPS_R_SRC1.
180
181 2016-03-30 Andrew Burgess <andrew.burgess@embecosm.com>
182
183 * arc-nps400-tbl.h: Add a header comment, and fix some whitespace
184 issues. No functional changes.
185
186 2016-03-30 Claudiu Zissulescu <claziss@synopsys.com>
187
188 * arc-regs.h (IC_RAM_ADDRESS, IC_TAG, IC_WP, IC_DATA, CONTROL0)
189 (AX2, AY2, MX2, MY2, AY0, AY1, DC_RAM_ADDR, DC_TAG, CONTROL1)
190 (RTT): Remove duplicate.
191 (LCDINSTR, LCDDATA, LCDSTAT, CC_*, PCT_COUNT*, PCT_SNAP*)
192 (PCT_CONFIG*): Remove.
193 (D1L, D1H, D2H, D2L): Define.
194
195 2016-03-29 Claudiu Zissulescu <claziss@synopsys.com>
196
197 * arc-ext-tbl.h (dsp_fp_i2flt): Fix typo.
198
199 2016-03-29 Claudiu Zissulescu <claziss@synopsys.com>
200
201 * arc-tbl.h (invld07): Remove.
202 * arc-ext-tbl.h: New file.
203 * arc-dis.c (FIELDA, FIELDB, FIELDC): Remove.
204 * arc-opc.c (arc_opcodes): Add ext-tbl include.
205
206 2016-03-24 Jan Kratochvil <jan.kratochvil@redhat.com>
207
208 Fix -Wstack-usage warnings.
209 * aarch64-dis.c (print_operands): Substitute size.
210 * aarch64-opc.c (print_register_offset_address): Substitute tblen.
211
212 2016-03-22 Jose E. Marchesi <jose.marchesi@oracle.com>
213
214 * sparc-opc.c (sparc_opcodes): Reorder entries for `rd' in order
215 to get a proper diagnostic when an invalid ASR register is used.
216
217 2016-03-22 Nick Clifton <nickc@redhat.com>
218
219 * configure: Regenerate.
220
221 2016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
222
223 * arc-nps400-tbl.h: New file.
224 * arc-opc.c: Add top level comment.
225 (insert_nps_3bit_dst): New function.
226 (extract_nps_3bit_dst): New function.
227 (insert_nps_3bit_src2): New function.
228 (extract_nps_3bit_src2): New function.
229 (insert_nps_bitop_size): New function.
230 (extract_nps_bitop_size): New function.
231 (arc_flag_operands): Add nps400 entries.
232 (arc_flag_classes): Add nps400 entries.
233 (arc_operands): Add nps400 entries.
234 (arc_opcodes): Add nps400 include.
235
236 2016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
237
238 * arc-opc.c (arc_flag_classes): Convert all flag classes to use
239 the new class enum values.
240
241 2016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
242
243 * arc-dis.c (print_insn_arc): Handle nps400.
244
245 2016-03-21 Andrew Burgess <andrew.burgess@embecosm.com>
246
247 * arc-opc.c (BASE): Delete.
248
249 2016-03-18 Nick Clifton <nickc@redhat.com>
250
251 PR target/19721
252 * aarch64-tbl.h (aarch64_opcode_table): Fix type of second operand
253 of MOV insn that aliases an ORR insn.
254
255 2016-03-16 Jiong Wang <jiong.wang@arm.com>
256
257 * arm-dis.c (neon_opcodes): Support new FP16 instructions.
258
259 2016-03-07 Trevor Saunders <tbsaunde+binutils@tbsaunde.org>
260
261 * mcore-opc.h: Add const qualifiers.
262 * microblaze-opc.h (struct op_code_struct): Likewise.
263 * sh-opc.h: Likewise.
264 * tic4x-dis.c (tic4x_print_indirect): Likewise.
265 (tic4x_print_op): Likewise.
266
267 2016-03-02 Alan Modra <amodra@gmail.com>
268
269 * or1k-desc.h: Regenerate.
270 * fr30-ibld.c: Regenerate.
271 * rl78-decode.c: Regenerate.
272
273 2016-03-01 Nick Clifton <nickc@redhat.com>
274
275 PR target/19747
276 * rl78-dis.c (print_insn_rl78_common): Fix typo.
277
278 2016-02-24 Renlin Li <renlin.li@arm.com>
279
280 * arm-dis.c (coprocessor_opcodes): Add fp16 instruction entries.
281 (print_insn_coprocessor): Support fp16 instructions.
282
283 2016-02-24 Renlin Li <renlin.li@arm.com>
284
285 * arm-dis.c (print_insn_coprocessor): Fix mask for vsel, vmaxnm,
286 vminnm, vrint(mpna).
287
288 2016-02-24 Renlin Li <renlin.li@arm.com>
289
290 * arm-dis.c (print_insn_coprocessor): Check co-processor number for
291 cpd/cpd2, mcr/mcr2, mrc/mrc2, ldc/ldc2, stc/stc2.
292
293 2016-02-15 H.J. Lu <hongjiu.lu@intel.com>
294
295 * i386-dis.c (print_insn): Parenthesize expression to prevent
296 truncated addresses.
297 (OP_J): Likewise.
298
299 2016-02-10 Claudiu Zissulescu <claziss@synopsys.com>
300 Janek van Oirschot <jvanoirs@synopsys.com>
301
302 * arc-opc.c (arc_relax_opcodes, arc_num_relax_opcodes): New
303 variable.
304
305 2016-02-04 Nick Clifton <nickc@redhat.com>
306
307 PR target/19561
308 * msp430-dis.c (print_insn_msp430): Add a special case for
309 decoding an RRC instruction with the ZC bit set in the extension
310 word.
311
312 2016-02-02 Andrew Burgess <andrew.burgess@embecosm.com>
313
314 * cgen-ibld.in (insert_normal): Rework calculation of shift.
315 * epiphany-ibld.c: Regenerate.
316 * fr30-ibld.c: Regenerate.
317 * frv-ibld.c: Regenerate.
318 * ip2k-ibld.c: Regenerate.
319 * iq2000-ibld.c: Regenerate.
320 * lm32-ibld.c: Regenerate.
321 * m32c-ibld.c: Regenerate.
322 * m32r-ibld.c: Regenerate.
323 * mep-ibld.c: Regenerate.
324 * mt-ibld.c: Regenerate.
325 * or1k-ibld.c: Regenerate.
326 * xc16x-ibld.c: Regenerate.
327 * xstormy16-ibld.c: Regenerate.
328
329 2016-02-02 Andrew Burgess <andrew.burgess@embecosm.com>
330
331 * epiphany-dis.c: Regenerated from latest cpu files.
332
333 2016-02-01 Michael McConville <mmcco@mykolab.com>
334
335 * cgen-dis.c (count_decodable_bits): Use unsigned value for mask
336 test bit.
337
338 2016-01-25 Renlin Li <renlin.li@arm.com>
339
340 * arm-dis.c (mapping_symbol_for_insn): New function.
341 (find_ifthen_state): Call mapping_symbol_for_insn().
342
343 2016-01-20 Matthew Wahab <matthew.wahab@arm.com>
344
345 * aarch64-opc.c (operand_general_constraint_met_p): Check validity
346 of MSR UAO immediate operand.
347
348 2016-01-18 Maciej W. Rozycki <macro@imgtec.com>
349
350 * mips-dis.c (print_insn_micromips): Remove 48-bit microMIPS
351 instruction support.
352
353 2016-01-17 Alan Modra <amodra@gmail.com>
354
355 * configure: Regenerate.
356
357 2016-01-14 Nick Clifton <nickc@redhat.com>
358
359 * rl78-decode.opc (rl78_decode_opcode): Add 's' operand to movw
360 instructions that can support stack pointer operations.
361 * rl78-decode.c: Regenerate.
362 * rl78-dis.c: Fix display of stack pointer in MOVW based
363 instructions.
364
365 2016-01-14 Matthew Wahab <matthew.wahab@arm.com>
366
367 * aarch64-opc.c (aarch64_sys_reg_supported_p): Merge conditionals
368 testing for RAS support. Add checks for erxfr_el1, erxctlr_el1,
369 erxtatus_el1 and erxaddr_el1.
370
371 2016-01-12 Matthew Wahab <matthew.wahab@arm.com>
372
373 * arm-dis.c (arm_opcodes): Add "esb".
374 (thumb_opcodes): Likewise.
375
376 2016-01-11 Peter Bergner <bergner@vnet.ibm.com>
377
378 * ppc-opc.c <xscmpnedp>: Delete.
379 <xvcmpnedp>: Likewise.
380 <xvcmpnedp.>: Likewise.
381 <xvcmpnesp>: Likewise.
382 <xvcmpnesp.>: Likewise.
383
384 2016-01-08 Andreas Schwab <schwab@linux-m68k.org>
385
386 PR gas/13050
387 * m68k-opc.c (moveb, movew): For ISA_B/C only allow #,d(An) in
388 addition to ISA_A.
389
390 2016-01-01 Alan Modra <amodra@gmail.com>
391
392 Update year range in copyright notice of all files.
393
394 For older changes see ChangeLog-2015
395 \f
396 Copyright (C) 2016 Free Software Foundation, Inc.
397
398 Copying and distribution of this file, with or without modification,
399 are permitted in any medium without royalty provided the copyright
400 notice and this notice are preserved.
401
402 Local Variables:
403 mode: change-log
404 left-margin: 8
405 fill-column: 74
406 version-control: never
407 End:
This page took 0.039773 seconds and 3 git commands to generate.