opcodes/xstormy16-desc.h

   1 /* CPU data header for xstormy16.
   2
   3 THIS FILE IS MACHINE GENERATED WITH CGEN.
   4
   5 Copyright (C) 1996-2017 Free Software Foundation, Inc.
   6
   7 This file is part of the GNU Binutils and/or GDB, the GNU debugger.
   8
   9    This file is free software; you can redistribute it and/or modify
  10    it under the terms of the GNU General Public License as published by
  11    the Free Software Foundation; either version 3, or (at your option)
  12    any later version.
  13
  14    It is distributed in the hope that it will be useful, but WITHOUT
  15    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  16    or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
  17    License for more details.
  18
  19    You should have received a copy of the GNU General Public License along
  20    with this program; if not, write to the Free Software Foundation, Inc.,
  21    51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
  22
  23 */
  24
  25 #ifndef XSTORMY16_CPU_H
  26 #define XSTORMY16_CPU_H
  27
  28 #ifdef __cplusplus
  29 extern "C" {
  30 #endif
  31
  32 #define CGEN_ARCH xstormy16
  33
  34 /* Given symbol S, return xstormy16_cgen_<S>.  */
  35 #define CGEN_SYM(s) xstormy16##_cgen_##s
  36
  37
  38 /* Selected cpu families.  */
  39 #define HAVE_CPU_XSTORMY16
  40
  41 #define CGEN_INSN_LSB0_P 0
  42
  43 /* Minimum size of any insn (in bytes).  */
  44 #define CGEN_MIN_INSN_SIZE 2
  45
  46 /* Maximum size of any insn (in bytes).  */
  47 #define CGEN_MAX_INSN_SIZE 4
  48
  49 #define CGEN_INT_INSN_P 1
  50
  51 /* Maximum number of syntax elements in an instruction.  */
  52 #define CGEN_ACTUAL_MAX_SYNTAX_ELEMENTS 19
  53
  54 /* CGEN_MNEMONIC_OPERANDS is defined if mnemonics have operands.
  55    e.g. In "b,a foo" the ",a" is an operand.  If mnemonics have operands
  56    we can't hash on everything up to the space.  */
  57 #define CGEN_MNEMONIC_OPERANDS
  58
  59 /* Maximum number of fields in an instruction.  */
  60 #define CGEN_ACTUAL_MAX_IFMT_OPERANDS 9
  61
  62 /* Enums.  */
  63
  64 /* Enum declaration for .  */
  65 typedef enum gr_names {
  66   H_GR_R0 = 0, H_GR_R1 = 1, H_GR_R2 = 2, H_GR_R3 = 3
  67  , H_GR_R4 = 4, H_GR_R5 = 5, H_GR_R6 = 6, H_GR_R7 = 7
  68  , H_GR_R8 = 8, H_GR_R9 = 9, H_GR_R10 = 10, H_GR_R11 = 11
  69  , H_GR_R12 = 12, H_GR_R13 = 13, H_GR_R14 = 14, H_GR_R15 = 15
  70  , H_GR_PSW = 14, H_GR_SP = 15
  71 } GR_NAMES;
  72
  73 /* Enum declaration for .  */
  74 typedef enum gr_rb_names {
  75   H_RBJ_R8 = 0, H_RBJ_R9 = 1, H_RBJ_R10 = 2, H_RBJ_R11 = 3
  76  , H_RBJ_R12 = 4, H_RBJ_R13 = 5, H_RBJ_R14 = 6, H_RBJ_R15 = 7
  77  , H_RBJ_PSW = 6, H_RBJ_SP = 7
  78 } GR_RB_NAMES;
  79
  80 /* Enum declaration for insn op enums.  */
  81 typedef enum insn_op1 {
  82   OP1_0, OP1_1, OP1_2, OP1_3
  83  , OP1_4, OP1_5, OP1_6, OP1_7
  84  , OP1_8, OP1_9, OP1_A, OP1_B
  85  , OP1_C, OP1_D, OP1_E, OP1_F
  86 } INSN_OP1;
  87
  88 /* Enum declaration for insn op enums.  */
  89 typedef enum insn_op2 {
  90   OP2_0, OP2_1, OP2_2, OP2_3
  91  , OP2_4, OP2_5, OP2_6, OP2_7
  92  , OP2_8, OP2_9, OP2_A, OP2_B
  93  , OP2_C, OP2_D, OP2_E, OP2_F
  94 } INSN_OP2;
  95
  96 /* Enum declaration for insn op enums.  */
  97 typedef enum insn_op2a {
  98   OP2A_0, OP2A_2, OP2A_4, OP2A_6
  99  , OP2A_8, OP2A_A, OP2A_C, OP2A_E
 100 } INSN_OP2A;
 101
 102 /* Enum declaration for insn op enums.  */
 103 typedef enum insn_op2m {
 104   OP2M_0, OP2M_1
 105 } INSN_OP2M;
 106
 107 /* Enum declaration for insn op enums.  */
 108 typedef enum insn_op3 {
 109   OP3_0, OP3_1, OP3_2, OP3_3
 110  , OP3_4, OP3_5, OP3_6, OP3_7
 111  , OP3_8, OP3_9, OP3_A, OP3_B
 112  , OP3_C, OP3_D, OP3_E, OP3_F
 113 } INSN_OP3;
 114
 115 /* Enum declaration for insn op enums.  */
 116 typedef enum insn_op3a {
 117   OP3A_0, OP3A_1, OP3A_2, OP3A_3
 118 } INSN_OP3A;
 119
 120 /* Enum declaration for insn op enums.  */
 121 typedef enum insn_op3b {
 122   OP3B_0, OP3B_2, OP3B_4, OP3B_6
 123  , OP3B_8, OP3B_A, OP3B_C, OP3B_E
 124 } INSN_OP3B;
 125
 126 /* Enum declaration for insn op enums.  */
 127 typedef enum insn_op4 {
 128   OP4_0, OP4_1, OP4_2, OP4_3
 129  , OP4_4, OP4_5, OP4_6, OP4_7
 130  , OP4_8, OP4_9, OP4_A, OP4_B
 131  , OP4_C, OP4_D, OP4_E, OP4_F
 132 } INSN_OP4;
 133
 134 /* Enum declaration for insn op enums.  */
 135 typedef enum insn_op4m {
 136   OP4M_0, OP4M_1
 137 } INSN_OP4M;
 138
 139 /* Enum declaration for insn op enums.  */
 140 typedef enum insn_op4b {
 141   OP4B_0, OP4B_1
 142 } INSN_OP4B;
 143
 144 /* Enum declaration for insn op enums.  */
 145 typedef enum insn_op5 {
 146   OP5_0, OP5_1, OP5_2, OP5_3
 147  , OP5_4, OP5_5, OP5_6, OP5_7
 148  , OP5_8, OP5_9, OP5_A, OP5_B
 149  , OP5_C, OP5_D, OP5_E, OP5_F
 150 } INSN_OP5;
 151
 152 /* Enum declaration for insn op enums.  */
 153 typedef enum insn_op5a {
 154   OP5A_0, OP5A_1
 155 } INSN_OP5A;
 156
 157 /* Attributes.  */
 158
 159 /* Enum declaration for machine type selection.  */
 160 typedef enum mach_attr {
 161   MACH_BASE, MACH_XSTORMY16, MACH_MAX
 162 } MACH_ATTR;
 163
 164 /* Enum declaration for instruction set selection.  */
 165 typedef enum isa_attr {
 166   ISA_XSTORMY16, ISA_MAX
 167 } ISA_ATTR;
 168
 169 /* Number of architecture variants.  */
 170 #define MAX_ISAS  1
 171 #define MAX_MACHS ((int) MACH_MAX)
 172
 173 /* Ifield support.  */
 174
 175 /* Ifield attribute indices.  */
 176
 177 /* Enum declaration for cgen_ifld attrs.  */
 178 typedef enum cgen_ifld_attr {
 179   CGEN_IFLD_VIRTUAL, CGEN_IFLD_PCREL_ADDR, CGEN_IFLD_ABS_ADDR, CGEN_IFLD_RESERVED
 180  , CGEN_IFLD_SIGN_OPT, CGEN_IFLD_SIGNED, CGEN_IFLD_END_BOOLS, CGEN_IFLD_START_NBOOLS = 31
 181  , CGEN_IFLD_MACH, CGEN_IFLD_END_NBOOLS
 182 } CGEN_IFLD_ATTR;
 183
 184 /* Number of non-boolean elements in cgen_ifld_attr.  */
 185 #define CGEN_IFLD_NBOOL_ATTRS (CGEN_IFLD_END_NBOOLS - CGEN_IFLD_START_NBOOLS - 1)
 186
 187 /* cgen_ifld attribute accessor macros.  */
 188 #define CGEN_ATTR_CGEN_IFLD_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_IFLD_MACH-CGEN_IFLD_START_NBOOLS-1].nonbitset)
 189 #define CGEN_ATTR_CGEN_IFLD_VIRTUAL_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_VIRTUAL)) != 0)
 190 #define CGEN_ATTR_CGEN_IFLD_PCREL_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_PCREL_ADDR)) != 0)
 191 #define CGEN_ATTR_CGEN_IFLD_ABS_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_ABS_ADDR)) != 0)
 192 #define CGEN_ATTR_CGEN_IFLD_RESERVED_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_RESERVED)) != 0)
 193 #define CGEN_ATTR_CGEN_IFLD_SIGN_OPT_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_SIGN_OPT)) != 0)
 194 #define CGEN_ATTR_CGEN_IFLD_SIGNED_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_IFLD_SIGNED)) != 0)
 195
 196 /* Enum declaration for xstormy16 ifield types.  */
 197 typedef enum ifield_type {
 198   XSTORMY16_F_NIL, XSTORMY16_F_ANYOF, XSTORMY16_F_RD, XSTORMY16_F_RDM
 199  , XSTORMY16_F_RM, XSTORMY16_F_RS, XSTORMY16_F_RB, XSTORMY16_F_RBJ
 200  , XSTORMY16_F_OP1, XSTORMY16_F_OP2, XSTORMY16_F_OP2A, XSTORMY16_F_OP2M
 201  , XSTORMY16_F_OP3, XSTORMY16_F_OP3A, XSTORMY16_F_OP3B, XSTORMY16_F_OP4
 202  , XSTORMY16_F_OP4M, XSTORMY16_F_OP4B, XSTORMY16_F_OP5, XSTORMY16_F_OP5A
 203  , XSTORMY16_F_OP, XSTORMY16_F_IMM2, XSTORMY16_F_IMM3, XSTORMY16_F_IMM3B
 204  , XSTORMY16_F_IMM4, XSTORMY16_F_IMM8, XSTORMY16_F_IMM12, XSTORMY16_F_IMM16
 205  , XSTORMY16_F_LMEM8, XSTORMY16_F_HMEM8, XSTORMY16_F_REL8_2, XSTORMY16_F_REL8_4
 206  , XSTORMY16_F_REL12, XSTORMY16_F_REL12A, XSTORMY16_F_ABS24_1, XSTORMY16_F_ABS24_2
 207  , XSTORMY16_F_ABS24, XSTORMY16_F_MAX
 208 } IFIELD_TYPE;
 209
 210 #define MAX_IFLD ((int) XSTORMY16_F_MAX)
 211
 212 /* Hardware attribute indices.  */
 213
 214 /* Enum declaration for cgen_hw attrs.  */
 215 typedef enum cgen_hw_attr {
 216   CGEN_HW_VIRTUAL, CGEN_HW_CACHE_ADDR, CGEN_HW_PC, CGEN_HW_PROFILE
 217  , CGEN_HW_END_BOOLS, CGEN_HW_START_NBOOLS = 31, CGEN_HW_MACH, CGEN_HW_END_NBOOLS
 218 } CGEN_HW_ATTR;
 219
 220 /* Number of non-boolean elements in cgen_hw_attr.  */
 221 #define CGEN_HW_NBOOL_ATTRS (CGEN_HW_END_NBOOLS - CGEN_HW_START_NBOOLS - 1)
 222
 223 /* cgen_hw attribute accessor macros.  */
 224 #define CGEN_ATTR_CGEN_HW_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_HW_MACH-CGEN_HW_START_NBOOLS-1].nonbitset)
 225 #define CGEN_ATTR_CGEN_HW_VIRTUAL_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_HW_VIRTUAL)) != 0)
 226 #define CGEN_ATTR_CGEN_HW_CACHE_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_HW_CACHE_ADDR)) != 0)
 227 #define CGEN_ATTR_CGEN_HW_PC_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_HW_PC)) != 0)
 228 #define CGEN_ATTR_CGEN_HW_PROFILE_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_HW_PROFILE)) != 0)
 229
 230 /* Enum declaration for xstormy16 hardware types.  */
 231 typedef enum cgen_hw_type {
 232   HW_H_MEMORY, HW_H_SINT, HW_H_UINT, HW_H_ADDR
 233  , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_RB
 234  , HW_H_RBJ, HW_H_RPSW, HW_H_Z8, HW_H_Z16
 235  , HW_H_CY, HW_H_HC, HW_H_OV, HW_H_PT
 236  , HW_H_S, HW_H_BRANCHCOND, HW_H_WORDSIZE, HW_MAX
 237 } CGEN_HW_TYPE;
 238
 239 #define MAX_HW ((int) HW_MAX)
 240
 241 /* Operand attribute indices.  */
 242
 243 /* Enum declaration for cgen_operand attrs.  */
 244 typedef enum cgen_operand_attr {
 245   CGEN_OPERAND_VIRTUAL, CGEN_OPERAND_PCREL_ADDR, CGEN_OPERAND_ABS_ADDR, CGEN_OPERAND_SIGN_OPT
 246  , CGEN_OPERAND_SIGNED, CGEN_OPERAND_NEGATIVE, CGEN_OPERAND_RELAX, CGEN_OPERAND_SEM_ONLY
 247  , CGEN_OPERAND_END_BOOLS, CGEN_OPERAND_START_NBOOLS = 31, CGEN_OPERAND_MACH, CGEN_OPERAND_END_NBOOLS
 248 } CGEN_OPERAND_ATTR;
 249
 250 /* Number of non-boolean elements in cgen_operand_attr.  */
 251 #define CGEN_OPERAND_NBOOL_ATTRS (CGEN_OPERAND_END_NBOOLS - CGEN_OPERAND_START_NBOOLS - 1)
 252
 253 /* cgen_operand attribute accessor macros.  */
 254 #define CGEN_ATTR_CGEN_OPERAND_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_OPERAND_MACH-CGEN_OPERAND_START_NBOOLS-1].nonbitset)
 255 #define CGEN_ATTR_CGEN_OPERAND_VIRTUAL_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_VIRTUAL)) != 0)
 256 #define CGEN_ATTR_CGEN_OPERAND_PCREL_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_PCREL_ADDR)) != 0)
 257 #define CGEN_ATTR_CGEN_OPERAND_ABS_ADDR_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_ABS_ADDR)) != 0)
 258 #define CGEN_ATTR_CGEN_OPERAND_SIGN_OPT_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_SIGN_OPT)) != 0)
 259 #define CGEN_ATTR_CGEN_OPERAND_SIGNED_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_SIGNED)) != 0)
 260 #define CGEN_ATTR_CGEN_OPERAND_NEGATIVE_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_NEGATIVE)) != 0)
 261 #define CGEN_ATTR_CGEN_OPERAND_RELAX_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_RELAX)) != 0)
 262 #define CGEN_ATTR_CGEN_OPERAND_SEM_ONLY_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_OPERAND_SEM_ONLY)) != 0)
 263
 264 /* Enum declaration for xstormy16 operand types.  */
 265 typedef enum cgen_operand_type {
 266   XSTORMY16_OPERAND_PC, XSTORMY16_OPERAND_PSW_Z8, XSTORMY16_OPERAND_PSW_Z16, XSTORMY16_OPERAND_PSW_CY
 267  , XSTORMY16_OPERAND_PSW_HC, XSTORMY16_OPERAND_PSW_OV, XSTORMY16_OPERAND_PSW_PT, XSTORMY16_OPERAND_PSW_S
 268  , XSTORMY16_OPERAND_RD, XSTORMY16_OPERAND_RDM, XSTORMY16_OPERAND_RM, XSTORMY16_OPERAND_RS
 269  , XSTORMY16_OPERAND_RB, XSTORMY16_OPERAND_RBJ, XSTORMY16_OPERAND_BCOND2, XSTORMY16_OPERAND_WS2
 270  , XSTORMY16_OPERAND_BCOND5, XSTORMY16_OPERAND_IMM2, XSTORMY16_OPERAND_IMM3, XSTORMY16_OPERAND_IMM3B
 271  , XSTORMY16_OPERAND_IMM4, XSTORMY16_OPERAND_IMM8, XSTORMY16_OPERAND_IMM8SMALL, XSTORMY16_OPERAND_IMM12
 272  , XSTORMY16_OPERAND_IMM16, XSTORMY16_OPERAND_LMEM8, XSTORMY16_OPERAND_HMEM8, XSTORMY16_OPERAND_REL8_2
 273  , XSTORMY16_OPERAND_REL8_4, XSTORMY16_OPERAND_REL12, XSTORMY16_OPERAND_REL12A, XSTORMY16_OPERAND_ABS24
 274  , XSTORMY16_OPERAND_PSW, XSTORMY16_OPERAND_RPSW, XSTORMY16_OPERAND_SP, XSTORMY16_OPERAND_R0
 275  , XSTORMY16_OPERAND_R1, XSTORMY16_OPERAND_R2, XSTORMY16_OPERAND_R8, XSTORMY16_OPERAND_MAX
 276 } CGEN_OPERAND_TYPE;
 277
 278 /* Number of operands types.  */
 279 #define MAX_OPERANDS 39
 280
 281 /* Maximum number of operands referenced by any insn.  */
 282 #define MAX_OPERAND_INSTANCES 8
 283
 284 /* Insn attribute indices.  */
 285
 286 /* Enum declaration for cgen_insn attrs.  */
 287 typedef enum cgen_insn_attr {
 288   CGEN_INSN_ALIAS, CGEN_INSN_VIRTUAL, CGEN_INSN_UNCOND_CTI, CGEN_INSN_COND_CTI
 289  , CGEN_INSN_SKIP_CTI, CGEN_INSN_DELAY_SLOT, CGEN_INSN_RELAXABLE, CGEN_INSN_RELAXED
 290  , CGEN_INSN_NO_DIS, CGEN_INSN_PBB, CGEN_INSN_END_BOOLS, CGEN_INSN_START_NBOOLS = 31
 291  , CGEN_INSN_MACH, CGEN_INSN_END_NBOOLS
 292 } CGEN_INSN_ATTR;
 293
 294 /* Number of non-boolean elements in cgen_insn_attr.  */
 295 #define CGEN_INSN_NBOOL_ATTRS (CGEN_INSN_END_NBOOLS - CGEN_INSN_START_NBOOLS - 1)
 296
 297 /* cgen_insn attribute accessor macros.  */
 298 #define CGEN_ATTR_CGEN_INSN_MACH_VALUE(attrs) ((attrs)->nonbool[CGEN_INSN_MACH-CGEN_INSN_START_NBOOLS-1].nonbitset)
 299 #define CGEN_ATTR_CGEN_INSN_ALIAS_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_ALIAS)) != 0)
 300 #define CGEN_ATTR_CGEN_INSN_VIRTUAL_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_VIRTUAL)) != 0)
 301 #define CGEN_ATTR_CGEN_INSN_UNCOND_CTI_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_UNCOND_CTI)) != 0)
 302 #define CGEN_ATTR_CGEN_INSN_COND_CTI_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_COND_CTI)) != 0)
 303 #define CGEN_ATTR_CGEN_INSN_SKIP_CTI_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_SKIP_CTI)) != 0)
 304 #define CGEN_ATTR_CGEN_INSN_DELAY_SLOT_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_DELAY_SLOT)) != 0)
 305 #define CGEN_ATTR_CGEN_INSN_RELAXABLE_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_RELAXABLE)) != 0)
 306 #define CGEN_ATTR_CGEN_INSN_RELAXED_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_RELAXED)) != 0)
 307 #define CGEN_ATTR_CGEN_INSN_NO_DIS_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_NO_DIS)) != 0)
 308 #define CGEN_ATTR_CGEN_INSN_PBB_VALUE(attrs) (((attrs)->bool_ & (1 << CGEN_INSN_PBB)) != 0)
 309
 310 /* cgen.h uses things we just defined.  */
 311 #include "opcode/cgen.h"
 312
 313 extern const struct cgen_ifld xstormy16_cgen_ifld_table[];
 314
 315 /* Attributes.  */
 316 extern const CGEN_ATTR_TABLE xstormy16_cgen_hardware_attr_table[];
 317 extern const CGEN_ATTR_TABLE xstormy16_cgen_ifield_attr_table[];
 318 extern const CGEN_ATTR_TABLE xstormy16_cgen_operand_attr_table[];
 319 extern const CGEN_ATTR_TABLE xstormy16_cgen_insn_attr_table[];
 320
 321 /* Hardware decls.  */
 322
 323 extern CGEN_KEYWORD xstormy16_cgen_opval_gr_names;
 324 extern CGEN_KEYWORD xstormy16_cgen_opval_gr_Rb_names;
 325 extern CGEN_KEYWORD xstormy16_cgen_opval_gr_Rb_names;
 326 extern CGEN_KEYWORD xstormy16_cgen_opval_h_branchcond;
 327 extern CGEN_KEYWORD xstormy16_cgen_opval_h_wordsize;
 328
 329 extern const CGEN_HW_ENTRY xstormy16_cgen_hw_table[];
 330
 331
 332
 333    #ifdef __cplusplus
 334    }
 335    #endif
 336
 337 #endif /* XSTORMY16_CPU_H */