Automatic Copyright Year update after running gdb/copyright.py
[deliverable/binutils-gdb.git] / sim / common / sim-base.h
1 /* Simulator pseudo baseclass.
2
3 Copyright 1997-2022 Free Software Foundation, Inc.
4
5 Contributed by Cygnus Support.
6
7 This file is part of GDB, the GNU debugger.
8
9 This program is free software; you can redistribute it and/or modify
10 it under the terms of the GNU General Public License as published by
11 the Free Software Foundation; either version 3 of the License, or
12 (at your option) any later version.
13
14 This program is distributed in the hope that it will be useful,
15 but WITHOUT ANY WARRANTY; without even the implied warranty of
16 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 GNU General Public License for more details.
18
19 You should have received a copy of the GNU General Public License
20 along with this program. If not, see <http://www.gnu.org/licenses/>. */
21
22
23 /* Simulator state pseudo baseclass.
24
25 Each simulator is required to have the file ``sim-main.h''. That
26 file includes ``sim-basics.h'', defines the base type ``sim_cia''
27 (the data type that contains complete current instruction address
28 information), include ``sim-base.h'':
29
30 #include "sim-basics.h"
31 /-* If `sim_cia' is not an integral value (e.g. a struct), define
32 CIA_ADDR to return the integral value. *-/
33 /-* typedef struct {...} sim_cia; *-/
34 /-* #define CIA_ADDR(cia) (...) *-/
35 #include "sim-base.h"
36
37 finally, two data types `struct _sim_cpu' and `struct sim_state'
38 are defined:
39
40 struct _sim_cpu {
41 ... simulator specific members ...
42 sim_cpu_base base;
43 };
44
45 If your sim needs to allocate sim-wide state, use STATE_ARCH_DATA. */
46
47
48 #ifndef SIM_BASE_H
49 #define SIM_BASE_H
50
51 #ifdef __cplusplus
52 extern "C" {
53 #endif
54
55 /* Pre-declare certain types. */
56
57 /* typedef <target-dependant> sim_cia; */
58 #ifndef NULL_CIA
59 #define NULL_CIA ((sim_cia) 0)
60 #endif
61 /* Return the current instruction address as a number.
62 Some targets treat the current instruction address as a struct
63 (e.g. for delay slot handling). */
64 #ifndef CIA_ADDR
65 #define CIA_ADDR(cia) (cia)
66 typedef address_word sim_cia;
67 #endif
68 #ifndef INVALID_INSTRUCTION_ADDRESS
69 #define INVALID_INSTRUCTION_ADDRESS ((address_word)0 - 1)
70 #endif
71
72 /* TODO: Probably should just delete SIM_CPU. */
73 typedef struct _sim_cpu SIM_CPU;
74 typedef struct _sim_cpu sim_cpu;
75
76 #include "sim-module.h"
77
78 #include "sim-arange.h"
79 #include "sim-trace.h"
80 #include "sim-core.h"
81 #include "sim-events.h"
82 #include "sim-profile.h"
83 #include "sim-model.h"
84 #include "sim-io.h"
85 #include "sim-engine.h"
86 #include "sim-watch.h"
87 #include "sim-memopt.h"
88 #include "sim-cpu.h"
89 #include "sim-assert.h"
90
91 struct sim_state {
92 /* All the cpus for this instance. */
93 sim_cpu *cpu[MAX_NR_PROCESSORS];
94 #if (WITH_SMP)
95 # define STATE_CPU(sd, n) ((sd)->cpu[n])
96 #else
97 # define STATE_CPU(sd, n) ((sd)->cpu[0])
98 #endif
99
100 /* Simulator's argv[0]. */
101 const char *my_name;
102 #define STATE_MY_NAME(sd) ((sd)->my_name)
103
104 /* Who opened the simulator. */
105 SIM_OPEN_KIND open_kind;
106 #define STATE_OPEN_KIND(sd) ((sd)->open_kind)
107
108 /* The host callbacks. */
109 struct host_callback_struct *callback;
110 #define STATE_CALLBACK(sd) ((sd)->callback)
111
112 /* The type of simulation environment (user/operating). */
113 enum sim_environment environment;
114 #define STATE_ENVIRONMENT(sd) ((sd)->environment)
115
116 #if 0 /* FIXME: Not ready yet. */
117 /* Stuff defined in sim-config.h. */
118 struct sim_config config;
119 #define STATE_CONFIG(sd) ((sd)->config)
120 #endif
121
122 /* List of installed module `init' handlers. */
123 struct module_list *modules;
124 #define STATE_MODULES(sd) ((sd)->modules)
125
126 /* Supported options. */
127 struct option_list *options;
128 #define STATE_OPTIONS(sd) ((sd)->options)
129
130 /* Non-zero if -v specified. */
131 int verbose_p;
132 #define STATE_VERBOSE_P(sd) ((sd)->verbose_p)
133
134 /* Non cpu-specific trace data. See sim-trace.h. */
135 TRACE_DATA trace_data;
136 #define STATE_TRACE_DATA(sd) (& (sd)->trace_data)
137
138 /* If non NULL, the BFD architecture specified on the command line */
139 const struct bfd_arch_info *architecture;
140 #define STATE_ARCHITECTURE(sd) ((sd)->architecture)
141
142 /* If non NULL, the bfd target specified on the command line */
143 const char *target;
144 #define STATE_TARGET(sd) ((sd)->target)
145
146 /* List of machs available. */
147 const SIM_MACH * const *machs;
148 #define STATE_MACHS(sd) ((sd)->machs)
149
150 /* If non-NULL, the model to select for CPUs. */
151 const char *model_name;
152 #define STATE_MODEL_NAME(sd) ((sd)->model_name)
153
154 /* In standalone simulator, this is the program's arguments passed
155 on the command line. */
156 char **prog_argv;
157 #define STATE_PROG_ARGV(sd) ((sd)->prog_argv)
158
159 /* The program's bfd. */
160 struct bfd *prog_bfd;
161 #define STATE_PROG_BFD(sd) ((sd)->prog_bfd)
162
163 /* Symbol table for prog_bfd */
164 struct bfd_symbol **prog_syms;
165 #define STATE_PROG_SYMS(sd) ((sd)->prog_syms)
166
167 /* Number of prog_syms symbols. */
168 long prog_syms_count;
169 #define STATE_PROG_SYMS_COUNT(sd) ((sd)->prog_syms_count)
170
171 /* The program's text section. */
172 struct bfd_section *text_section;
173 /* Starting and ending text section addresses from the bfd. */
174 bfd_vma text_start, text_end;
175 #define STATE_TEXT_SECTION(sd) ((sd)->text_section)
176 #define STATE_TEXT_START(sd) ((sd)->text_start)
177 #define STATE_TEXT_END(sd) ((sd)->text_end)
178
179 /* Start address, set when the program is loaded from the bfd. */
180 bfd_vma start_addr;
181 #define STATE_START_ADDR(sd) ((sd)->start_addr)
182
183 /* Size of the simulator's cache, if any.
184 This is not the target's cache. It is the cache the simulator uses
185 to process instructions. */
186 unsigned int scache_size;
187 #define STATE_SCACHE_SIZE(sd) ((sd)->scache_size)
188
189 /* core memory bus */
190 #define STATE_CORE(sd) (&(sd)->core)
191 sim_core core;
192
193 /* Record of memory sections added via the memory-options interface. */
194 #define STATE_MEMOPT(sd) ((sd)->memopt)
195 sim_memopt *memopt;
196
197 /* event handler */
198 #define STATE_EVENTS(sd) (&(sd)->events)
199 sim_events events;
200
201 /* generic halt/resume engine */
202 sim_engine engine;
203 #define STATE_ENGINE(sd) (&(sd)->engine)
204
205 /* generic watchpoint support */
206 sim_watchpoints watchpoints;
207 #define STATE_WATCHPOINTS(sd) (&(sd)->watchpoints)
208
209 #if WITH_HW
210 struct sim_hw *hw;
211 #define STATE_HW(sd) ((sd)->hw)
212 #endif
213
214 /* Should image loads be performed using the LMA or VMA? Older
215 simulators use the VMA while newer simulators prefer the LMA. */
216 int load_at_lma_p;
217 #define STATE_LOAD_AT_LMA_P(SD) ((SD)->load_at_lma_p)
218
219 /* Pointer for sim target to store arbitrary state data. Normally the
220 target should define a struct and use it here. */
221 void *arch_data;
222 #define STATE_ARCH_DATA(sd) ((sd)->arch_data)
223
224 /* Marker for those wanting to do sanity checks.
225 This should remain the last member of this struct to help catch
226 miscompilation errors. */
227 int magic;
228 #define SIM_MAGIC_NUMBER 0x4242
229 #define STATE_MAGIC(sd) ((sd)->magic)
230 };
231
232 /* Functions for allocating/freeing a sim_state. */
233 SIM_DESC sim_state_alloc_extra (SIM_OPEN_KIND kind, host_callback *callback,
234 size_t extra_bytes);
235 #define sim_state_alloc(kind, callback) sim_state_alloc_extra(kind, callback, 0)
236
237 void sim_state_free (SIM_DESC);
238
239 #ifdef __cplusplus
240 }
241 #endif
242
243 #endif /* SIM_BASE_H */
This page took 0.03499 seconds and 4 git commands to generate.