of: document external-memory-controller property in tegra124-car
authorTomeu Vizoso <tomeu.vizoso@collabora.com>
Thu, 12 Mar 2015 14:47:59 +0000 (15:47 +0100)
committerThierry Reding <treding@nvidia.com>
Wed, 13 May 2015 13:17:10 +0000 (15:17 +0200)
This property contains a phandle to the EMC driver that is needed by the
EMC clock to request the EMC driver to do its part of the clock change
sequence.

Signed-off-by: Tomeu Vizoso <tomeu.vizoso@collabora.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Documentation/devicetree/bindings/clock/nvidia,tegra124-car.txt

index c3891cece73f0b6458daa768e7a46134b67a4b4a..7f02fb4ca4adb020a9b7990e6db5532e0fc2abe5 100644 (file)
@@ -20,6 +20,7 @@ Required properties :
 - #reset-cells : Should be 1.
   In clock consumers, this cell represents the bit number in the CAR's
   array of CLK_RST_CONTROLLER_RST_DEVICES_* registers.
+- nvidia,external-memory-controller : phandle of the EMC driver.
 
 The node should contain a "emc-timings" subnode for each supported RAM type (see
 field RAM_CODE in register PMC_STRAPPING_OPT_A).
@@ -50,6 +51,7 @@ Example SoC include file:
                reg = <0x60006000 0x1000>;
                #clock-cells = <1>;
                #reset-cells = <1>;
+               nvidia,external-memory-controller = <&emc>;
        };
 
        usb@c5004000 {
This page took 0.031785 seconds and 5 git commands to generate.