RISC-V: PR27348, Remove the obsolete OP_*CUSTOM_IMM.
[deliverable/binutils-gdb.git] / include / opcode / riscv.h
2021-02-05  Nelson ChuRISC-V: PR27348, Remove the obsolete OP_*CUSTOM_IMM.
2021-02-04  Nelson ChuRISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instruct...
2021-01-15  Nelson ChuRISC-V: Indent and GNU coding standards tidy, also...
2021-01-15  Nelson ChuRISC-V: Comments tidy and improvement.
2021-01-07  Philipp TomsichRISC-V: Add pause hint instruction.
2021-01-07  Claire Xenia WolfRISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instr...
2021-01-01  Alan ModraUpdate year range in copyright notice of binutils files
2020-12-10  Nelson ChuRISC-V: Add sext.[bh] and zext.[bhw] pseudo instructions.
2020-12-10  Nelson ChuRISC-V: Control fence.i and csr instructions by zifence...
2020-12-01  Nelson ChuRISC-V: Support to add implicit extensions for G.
2020-12-01  Nelson ChuRISC-V: Improve the version parsing for arch string.
2020-08-31  Alan ModraPR26493 UBSAN: elfnn-riscv.c left shift of negative...
2020-06-30  Nelson ChuRISC-V: Support debug and float CSR as the unprivileged...
2020-06-22  Nelson ChuRISC-V: Report warning when linking the objects with...
2020-06-12  Nelson ChuRISC-V: Drop the privileged spec v1.9 support.
2020-06-03  Nelson ChuRISC-V: Fix the error when building RISC-V linux native...
2020-05-20  Nelson Chu[PATCH v2 0/9] RISC-V: Support version controling for...
2020-01-01  Alan ModraUpdate year range in copyright notice of binutils files
2019-09-18  Jim WilsonRISC-V: Gate opcode tables by enum rather than string.
2019-01-01  Alan ModraUpdate year range in copyright notice of binutils files
2018-12-06  Andrew Burgessopcodes/riscv: Hide '.L0 ' fake symbols
2018-12-03  Jim WilsonRISC-V: Accept version, supervisor ext and more than...
2018-11-27  Jim WilsonRISC-V: Add .insn CA support.
2018-08-30  Jim WilsonRISC-V: Allow instruction require more than one extension
2018-07-30  Jim WilsonRISC-V: Set insn info fields correctly when disassembling.
2018-03-14  Jim WilsonRISC-V: Add .insn support.
2018-01-03  Alan ModraUpdate year range in copyright notice of binutils files
2017-10-24  Andrew WatermanRISC-V: Only relax to C.LUI when imm != 0 and rd !...
2017-01-03  Kito ChengAdd support for the Q extension to the RISCV ISA.
2017-01-02  Alan ModraUpdate year range in copyright notice of all files.
2016-11-01  Nick CliftonAdd support for RISC-V architecture.
This page took 1.086744 seconds and 38 git commands to generate.