Fix a use of target_mourn_inferior in windows-nat.c
[deliverable/binutils-gdb.git] / opcodes /
2016-09-21  Richard Sandiford[AArch64] Print spaces after commas in addresses
2016-09-21  Richard Sandiford[AArch64] Use "must" rather than "should" in error...
2016-09-21  Richard Sandiford[AArch64] Add SVE condition codes
2016-09-21  Richard Sandiford[AArch64][SVE 31/32] Add SVE instructions
2016-09-21  Richard Sandiford[AArch64][SVE 30/32] Add SVE instruction classes
2016-09-21  Richard Sandiford[AArch64][SVE 29/32] Add new SVE core & FP register...
2016-09-21  Richard Sandiford[AArch64][SVE 28/32] Add SVE FP immediate operands
2016-09-21  Richard Sandiford[AArch64][SVE 27/32] Add SVE integer immediate operands
2016-09-21  Richard Sandiford[AArch64][SVE 26/32] Add SVE MUL VL addressing modes
2016-09-21  Richard Sandiford[AArch64][SVE 25/32] Add support for SVE addressing...
2016-09-21  Richard Sandiford[AArch64][SVE 24/32] Add AARCH64_OPND_SVE_PATTERN_SCALED
2016-09-21  Richard Sandiford[AArch64][SVE 23/32] Add SVE pattern and prfop operands
2016-09-21  Richard Sandiford[AArch64][SVE 22/32] Add qualifiers for merging and...
2016-09-21  Richard Sandiford[AArch64][SVE 21/32] Add Zn and Pn registers
2016-09-21  Richard Sandiford[AArch64][SVE 20/32] Add support for tied operands
2016-09-21  Richard Sandiford[AArch64][SVE 19/32] Refactor address-printing code
2016-09-21  Richard Sandiford[AArch64][SVE 18/32] Tidy definition of aarch64-opc...
2016-09-21  Richard Sandiford[AArch64][SVE 17/32] Add a prefix parameter to print_re...
2016-09-21  Richard Sandiford[AArch64][SVE 16/32] Use specific insert/extract method...
2016-09-21  Richard Sandiford[AArch64][SVE 15/32] Add {insert,extract}_all_fields...
2016-09-21  Richard Sandiford[AArch64][SVE 14/32] Make aarch64_logical_immediate_p...
2016-09-21  Richard Sandiford[AArch64][SVE 13/32] Add an F_STRICT flag
2016-09-21  Richard Sandiford[AArch64][SVE 02/32] Avoid hard-coded limit in indented...
2016-09-16  Claudiu Zissulescu[ARC] Disassemble correctly extension instructions.
2016-09-15  Peter BergnerModify POWER9 support to match final ISA 3.0 documentation.
2016-09-14  Anton KolesovStop the ARC disassembler from seg-faulting if initiali...
2016-09-12  Andreas KrebbelS/390: Add alternate processor names.
2016-09-12  Patrick SteuerS/390: Fix kmctr instruction type.
2016-09-07  H.J. LuX86: Allow additional ISAs for IAMCU in assembler
2016-08-30  Cupertino MirandaFixed issue with NULL pointer access on header var.
2016-08-26  Jose E. Marchesiopcodes, gas: fix mnemonic of sparc camellia_fl
2016-08-26  Thomas Preud'hommeAdd missing ARMv8-M special registers
2016-08-24  H.J. LuX86: Add ptwrite instruction
2016-08-24  Anton Kolesov[ARC] C++ compatibility for arc-dis.h
2016-08-23  Richard Sandiford[AArch64] Add V8_2_INSN macro
2016-08-23  Richard Sandiford[AArch64] Make more use of CORE/FP/SIMD_INSN
2016-08-23  Richard Sandiford[AArch64] Add OP parameter to aarch64-tbl.h macros
2016-08-01  Andrew Jenner Fix some PowerPC VLE BFD issues and add some...
2016-07-27  Maciej W. RozyckiMIPS/GAS: Implement microMIPS branch/jump compaction
2016-07-27  Graham MarkallBegin implementing ARC NPS-400 Accelerator instructions
2016-07-21  H.J. LuSet BFD_VERSION to 2.27.51
2016-07-20  Claudiu ZissulescuAdd support to the ARC disassembler for selecting instr...
2016-07-13  Maciej W. RozyckiMIPS/opcodes: Address issues with NAL disassembly
2016-07-13  Jose E. Marchesiopcodes,gas: support for the ldtxa SPARC instructions.
2016-07-08  jamesbowmanFT32: adjust disassembly opcode match fields
2016-07-01  Jan Beulichx86: allow suffix-less movzw and 64-bit movzb
2016-07-01  Jan Beulichx86: remove stray instruction attributes
2016-07-01  Jan Beulichx86/Intel: fix operand checking for MOVSD
2016-06-30  Yao QiFix typo in comment
2016-06-28  Richard Sandiford[AArch64] Make register indices be full 64-bit values
2016-06-25  Trevor Saundersremove a few sentinals
2016-06-23  Graham Markall[ARC] Misc minor edits/fixes
2016-06-22  Peter BergnerAdd support for yet some more new ISA 3.0 instructions.
2016-06-22  Trevor Saundersaddmore extern C
2016-06-21  Graham MarkallArc assembler: Convert nps400 from a machine type to...
2016-06-17  Jose E. Marchesiopcodes,gas: sparc: fix rdasr,wrasr,rdpr,wrpr,rdhpr...
2016-06-17  Jose E. Marchesiopcodes,gas: adjust sparc insns and make GAS aware...
2016-06-17  Jose E. Marchesibfd,opcodes: sparc: new opcode v9{c,d,e,v,m} architectu...
2016-06-15  Nick CliftonFix simple gas testsuite failures.
2016-06-15  Andrew Burgessopcodes/arc: Fix extract for some add_s instructions
2016-06-14  Graham Markallopcode/gas: Fix incorrect dates on ChangeLog entries
2016-06-14  Graham Markall[ARC] Add ldbit for nps
2016-06-14  Graham Markall[ARC] Add deep packet inspection instructions for nps
2016-06-14  Graham Markall[ARC] Add arithmetic and logic instructions for nps
2016-06-10  Andreas KrebbelS/390: Dump unknown instructions according to their...
2016-06-09  Denis ChertykovPrint symbol names in comments for LDS/STS disassembly.
2016-06-07  Alan ModraPowerPC VLE
2016-06-07  Matthew Wahab[ARM] Add command line option for RAS extension.
2016-06-03  Peter BergnerRe-add support for lbarx, lharx, stbcx. and sthcx....
2016-06-03  H.J. LuHandle indirect branches for AMD64 and Intel64
2016-06-02  Andrew BurgessAdd support for 48 and 64 bit ARC instructions.
2016-06-02  Trevor Saundersadd more extern C
2016-06-01  Graham MarkallAdd support for some variants of the ARC nps400 rflt...
2016-06-01  Trevor Saunderssh: make constant unsigned to avoid narrowing
2016-05-29  H.J. LuAdd missing ChangeLog entries
2016-05-29  H.J. LuAdd .noavx512XX directives to x86 assembler
2016-05-27  H.J. LuUpdate x86 CPU_XXX_FLAGS handling
2016-05-27  H.J. LuReplace CpuAMD64/CpuIntel64 with AMD64/Intel64
2016-05-27  H.J. LuCorrect CpuMax in i386-opc.h
2016-05-27  Nick CliftonImprove the MSP430 disassembler's handling of memory...
2016-05-27  Peter BergnerAdd support for new POWER ISA 3.0 instructions.
2016-05-25  H.J. LuEnable VREX for all AVX512 directives
2016-05-25  H.J. LuEnable VREX for AVX512 directives
2016-05-25  H.J. LuReimplement .no87/.nommx/.nosse/.noavx directives
2016-05-23  Claudiu Zissulescu[ARC] Update instruction type and delay slot info.
2016-05-23  Claudiu Zissulescu[ARC] Add XY registers, update neg instruction.
2016-05-23  Claudiu Zissulescu[ARC] Rename "class" named attributes.
2016-05-23  Trevor Saunderstic54x: rename typedef of struct symbol_
2016-05-19  Alan ModraCorrect "Fix powerpc subis range"
2016-05-19  Alan ModraFix powerpc subis range
2016-05-18  Maciej W. RozyckiMIPS/opcodes: Correct mixed MIPS16 and microMIPS disass...
2016-05-13  Peter BergnerAccept valid one byte signed and unsigned values for...
2016-05-11  Matthew FortuneAdd MIPS32 DSPr3 support.
2016-05-10  Alexander FominEnable Intel RDPID instruction.
2016-05-10  Thomas Preud'hommeUse getters/setters to access ARM branch type
2016-05-10  Thomas Preud'hommeAdd support for ARMv8-M security extensions instructions
2016-05-09  Jose E. Marchesiopcodes,gas: sparc: fix mnemonic of faligndatai
2016-05-09  Alan ModraRegenerate configure
2016-05-04  Claudiu Zissulescu[ARC] Add SYNTAX_NOP and SYNTAX_1OP for extension instr...
2016-05-03  Szabolcs NagyFix generation of AArhc64 instruction table.
next
This page took 0.0553900000000001 seconds and 7 git commands to generate.