AArch64: Ensure regcache is reset between tests
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
7e96e219
RS
12019-04-09 Robert Suchanek <robert.suchanek@mips.com>
2
3 * mips-opc.c (mips_builtin_opcodes): Add RDHWR rt rd sel.
4
6f2791d5
L
52019-04-08 H.J. Lu <hongjiu.lu@intel.com>
6
7 * i386-opc.tbl: Consolidate AVX512 BF16 entries.
8 * i386-init.h: Regenerated.
9
e392bad3
AM
102019-04-07 Alan Modra <amodra@gmail.com>
11
12 * ppc-dis.c (print_insn_powerpc): Use a tiny state machine
13 op_separator to control printing of spaces, comma and parens
14 rather than need_comma, need_paren and spaces vars.
15
dffaa15c
AM
162019-04-07 Alan Modra <amodra@gmail.com>
17
18 PR 24421
19 * arm-dis.c (print_insn_coprocessor): Correct bracket placement.
20 (print_insn_neon, print_insn_arm): Likewise.
21
d6aab7a1
XG
222019-04-05 Xuepeng Guo <xuepeng.guo@intel.com>
23
24 * i386-dis-evex.h (evex_table): Updated to support BF16
25 instructions.
26 * i386-dis.c (enum): Add EVEX_W_0F3852_P_1, EVEX_W_0F3872_P_1
27 and EVEX_W_0F3872_P_3.
28 * i386-gen.c (cpu_flag_init): Add CPU_AVX512_BF16_FLAGS.
29 (cpu_flags): Add bitfield for CpuAVX512_BF16.
30 * i386-opc.h (enum): Add CpuAVX512_BF16.
31 (i386_cpu_flags): Add bitfield for cpuavx512_bf16.
32 * i386-opc.tbl: Add AVX512 BF16 instructions.
33 * i386-init.h: Regenerated.
34 * i386-tbl.h: Likewise.
35
66e85460
AM
362019-04-05 Alan Modra <amodra@gmail.com>
37
38 * ppc-opc.c (XLBH_MASK): Subtract off BH field from BB_MASK.
39 (powerpc_opcodes): Reorder bcctr and bclr extended mnemonics
40 to favour printing of "-" branch hint when using the "y" bit.
41 Allow BH field on bc{ctr,lr,tar}{,l}{-,+}.
42
c2b1c275
AM
432019-04-05 Alan Modra <amodra@gmail.com>
44
45 * ppc-dis.c (print_insn_powerpc): Delay printing spaces after
46 opcode until first operand is output.
47
aae9718e
PB
482019-04-04 Peter Bergner <bergner@linux.ibm.com>
49
50 PR gas/24349
51 * ppc-opc.c (valid_bo_pre_v2): Add comments.
52 (valid_bo_post_v2): Add support for 'at' branch hints.
53 (insert_bo): Only error on branch on ctr.
54 (get_bo_hint_mask): New function.
55 (insert_boe): Add new 'branch_taken' formal argument. Add support
56 for inserting 'at' branch hints.
57 (extract_boe): Add new 'branch_taken' formal argument. Add support
58 for extracting 'at' branch hints.
59 (insert_bom, extract_bom, insert_bop, extract_bop): New functions.
60 (BOE): Delete operand.
61 (BOM, BOP): New operands.
62 (RM): Update value.
63 (XLYLK, XLYLK_MASK, XLYBB_MASK): Delete.
64 (powerpc_opcodes) <bc-, bcl-, bca-, bcla-, bclr-, bclrl-, bcctr-,
65 bcctrl-, bctar-, bctarl->: Replace BOE with BOM.
66 (powerpc_opcodes) <bc+, bcl+, bca+, bcla+, bclr+, bclrl+, bcctr+,
67 bcctrl+, bctar+, bctarl+>: Replace BOE with BOP.
68 <bdnztar, bdnztarl, bdztar, bdztarl, btar, btarl, bdnztar-, bdnztarl-,
69 bdnztar+, bdnztarl+, bdztar-, bdztarl-, bdztar+, bdztarl+, bgetar,
70 bnltar, bgetarl, bnltarl, bletar, bngtar, bletarl, bngtarl, bnetar,
71 bnetarl, bnstar, bnutar, bnstarl, bnutarl, bgetar-, bnltar-, bgetarl-,
72 bnltarl-, bletar-, bngtar-, bletarl-, bngtarl-, bnetar-, bnetarl-,
73 bnstar-, bnutar-, bnstarl-, bnutarl-, bgetar+, bnltar+, bgetarl+,
74 bnltarl+, bletar+, bngtar+, bletarl+, bngtarl+, bnetar+, bnetarl+,
75 bnstar+, bnutar+, bnstarl+, bnutarl+, blttar, blttarl, bgttar, bgttarl,
76 beqtar, beqtarl, bsotar, buntar, bsotarl, buntarl, blttar-, blttarl-,
77 bgttar-, bgttarl-, beqtar-, beqtarl-, bsotar-, buntar-, bsotarl-,
78 buntarl-, blttar+, blttarl+, bgttar+, bgttarl+, beqtar+, beqtarl+,
79 bsotar+, buntar+, bsotarl+, buntarl+, bdnzftar, bdnzftarl, bdzftar,
80 bdzftarl, bftar, bftarl, bftar-, bftarl-, bftar+, bftarl+, bdnzttar,
81 bdnzttarl, bdzttar, bdzttarl, bttar, bttarl, bttar-, bttarl-, bttar+,
82 bttarl+>: New extended mnemonics.
83
96a86c01
AM
842019-03-28 Alan Modra <amodra@gmail.com>
85
86 PR 24390
87 * ppc-opc.c (BTF): Define.
88 (powerpc_opcodes): Use for mtfsb*.
89 * ppc-dis.c (print_insn_powerpc): Print fields with both
90 PPC_OPERAND_CR_REG and PPC_OPERAND_CR_BIT as a plain number.
91
796d6298
TC
922019-03-25 Tamar Christina <tamar.christina@arm.com>
93
94 * arm-dis.c (struct arm_private_data): Remove has_mapping_symbols.
95 (mapping_symbol_for_insn): Implement new algorithm.
96 (print_insn): Remove duplicate code.
97
60df3720
TC
982019-03-25 Tamar Christina <tamar.christina@arm.com>
99
100 * aarch64-dis.c (print_insn_aarch64):
101 Implement override.
102
51457761
TC
1032019-03-25 Tamar Christina <tamar.christina@arm.com>
104
105 * aarch64-dis.c (print_insn_aarch64): Update the mapping symbol search
106 order.
107
53b2f36b
TC
1082019-03-25 Tamar Christina <tamar.christina@arm.com>
109
110 * aarch64-dis.c (last_stop_offset): New.
111 (print_insn_aarch64): Use stop_offset.
112
89199bb5
L
1132019-03-19 H.J. Lu <hongjiu.lu@intel.com>
114
115 PR gas/24359
116 * i386-gen.c (cpu_flag_init): Add CPU_ANY_AVX512F_FLAGS to
117 CPU_ANY_AVX2_FLAGS.
118 * i386-init.h: Regenerated.
119
97ed31ae
L
1202019-03-18 H.J. Lu <hongjiu.lu@intel.com>
121
122 PR gas/24348
123 * i386-opc.tbl: Add Optimize to vmovdqa32, vmovdqa64, vmovdqu8,
124 vmovdqu16, vmovdqu32 and vmovdqu64.
125 * i386-tbl.h: Regenerated.
126
0919bfe9
AK
1272019-03-12 Andreas Krebbel <krebbel@linux.ibm.com>
128
129 * s390-opc.txt: Rename selhhhr to selfhr. Remove optional operand
130 from vstrszb, vstrszh, and vstrszf.
131
1322019-03-12 Andreas Krebbel <krebbel@linux.ibm.com>
133
134 * s390-opc.txt: Add instruction descriptions.
135
21820ebe
JW
1362019-02-08 Jim Wilson <jimw@sifive.com>
137
138 * riscv-opc.c (riscv_opcodes) <beq>: Use Cz to compress 3 operand form.
139 <bne>: Likewise.
140
f7dd2fb2
TC
1412019-02-07 Tamar Christina <tamar.christina@arm.com>
142
143 * arm-dis.c (arm_opcodes): Redefine hlt to armv1.
144
6456d318
TC
1452019-02-07 Tamar Christina <tamar.christina@arm.com>
146
147 PR binutils/23212
148 * aarch64-opc.h (enum aarch64_field_kind): Add FLD_sz.
149 * aarch64-opc.c (verify_elem_sd): New.
150 (fields): Add FLD_sz entr.
151 * aarch64-tbl.h (_SIMD_INSN): New.
152 (aarch64_opcode_table): Add elem_sd verifier to fmla, fmls, fmul and
153 fmulx scalar and vector by element isns.
154
4a83b610
NC
1552019-02-07 Nick Clifton <nickc@redhat.com>
156
157 * po/sv.po: Updated Swedish translation.
158
fc60b8c8
AK
1592019-01-31 Andreas Krebbel <krebbel@linux.ibm.com>
160
161 * s390-mkopc.c (main): Accept arch13 as cpu string.
162 * s390-opc.c: Add new instruction formats and instruction opcode
163 masks.
164 * s390-opc.txt: Add new arch13 instructions.
165
e10620d3
TC
1662019-01-25 Sudakshina Das <sudi.das@arm.com>
167
168 * aarch64-tbl.h (QL_LDST_AT): Update macro.
169 (aarch64_opcode): Change encoding for stg, stzg
170 st2g and st2zg.
171 * aarch64-asm-2.c: Regenerated.
172 * aarch64-dis-2.c: Regenerated.
173 * aarch64-opc-2.c: Regenerated.
174
20a4ca55
SD
1752019-01-25 Sudakshina Das <sudi.das@arm.com>
176
177 * aarch64-asm-2.c: Regenerated.
178 * aarch64-dis-2.c: Likewise.
179 * aarch64-opc-2.c: Likewise.
180 * aarch64-tbl.h (aarch64_opcode): Add new stzgm.
181
550fd7bf
SD
1822019-01-25 Sudakshina Das <sudi.das@arm.com>
183 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
184
185 * aarch64-asm.c (aarch64_ins_addr_simple_2): Remove.
186 * aarch64-asm.h (ins_addr_simple_2): Likeiwse.
187 * aarch64-dis.c (aarch64_ext_addr_simple_2): Likewise.
188 * aarch64-dis.h (ext_addr_simple_2): Likewise.
189 * aarch64-opc.c (operand_general_constraint_met_p): Remove
190 case for ldstgv_indexed.
191 (aarch64_print_operand): Remove case for AARCH64_OPND_ADDR_SIMPLE_2.
192 * aarch64-tbl.h (struct aarch64_opcode): Remove ldgv and stgv.
193 (AARCH64_OPERANDS): Remove ADDR_SIMPLE_2.
194 * aarch64-asm-2.c: Regenerated.
195 * aarch64-dis-2.c: Regenerated.
196 * aarch64-opc-2.c: Regenerated.
197
d9938630
NC
1982019-01-23 Nick Clifton <nickc@redhat.com>
199
200 * po/pt_BR.po: Updated Brazilian Portuguese translation.
201
375cd423
NC
2022019-01-21 Nick Clifton <nickc@redhat.com>
203
204 * po/de.po: Updated German translation.
205 * po/uk.po: Updated Ukranian translation.
206
57299f48
CX
2072019-01-20 Chenghua Xu <paul.hua.gm@gmail.com>
208 * mips-dis.c (mips_arch_choices): Fix typo in
209 gs464, gs464e and gs264e descriptors.
210
f48dfe41
NC
2112019-01-19 Nick Clifton <nickc@redhat.com>
212
213 * configure: Regenerate.
214 * po/opcodes.pot: Regenerate.
215
f974f26c
NC
2162018-06-24 Nick Clifton <nickc@redhat.com>
217
218 2.32 branch created.
219
39f286cd
JD
2202019-01-09 John Darrington <john@darrington.wattle.id.au>
221
448b8ca8
JD
222 * s12z-dis.c (print_insn_s12z): Do not dereference an operand
223 if it is null.
224 -dis.c (opr_emit_disassembly): Do not omit an index if it is
39f286cd
JD
225 zero.
226
3107326d
AP
2272019-01-09 Andrew Paprocki <andrew@ishiboo.com>
228
229 * configure: Regenerate.
230
7e9ca91e
AM
2312019-01-07 Alan Modra <amodra@gmail.com>
232
233 * configure: Regenerate.
234 * po/POTFILES.in: Regenerate.
235
ef1ad42b
JD
2362019-01-03 John Darrington <john@darrington.wattle.id.au>
237
238 * s12z-opc.c: New file.
239 * s12z-opc.h: New file.
240 * s12z-dis.c: Removed all code not directly related to display
241 of instructions. Used the interface provided by the new files
242 instead.
243 * Makefile.am (TARGET_LIBOPCODES_CFILES) Add s12z-opc.c.
7e9ca91e 244 * Makefile.in: Regenerate.
ef1ad42b 245 * configure.ac (bfd_s12z_arch): Correct the dependencies.
7e9ca91e 246 * configure: Regenerate.
ef1ad42b 247
82704155
AM
2482019-01-01 Alan Modra <amodra@gmail.com>
249
250 Update year range in copyright notice of all files.
251
d5c04e1b 252For older changes see ChangeLog-2018
3499769a 253\f
d5c04e1b 254Copyright (C) 2019 Free Software Foundation, Inc.
3499769a
AM
255
256Copying and distribution of this file, with or without modification,
257are permitted in any medium without royalty provided the copyright
258notice and this notice are preserved.
259
260Local Variables:
261mode: change-log
262left-margin: 8
263fill-column: 74
264version-control: never
265End:
This page took 0.180445 seconds and 4 git commands to generate.